Search

Jaehwan Oh

Examiner (ID: 6253, Phone: (571)270-5800 , Office: P/2816 )

Most Active Art Unit
2816
Art Unit(s)
2898, 2186, 2816, 2899
Total Applications
1013
Issued Applications
874
Pending Applications
65
Abandoned Applications
108

Applications

Application numberTitle of the applicationFiling DateStatus
Array ( [id] => 14631195 [patent_doc_number] => 20190228966 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2019-07-25 [patent_title] => METHOD FOR MAKING PATTERNED 2D TRANSITION METAL DICHALCOGENIDES NANOMATERIALS [patent_app_type] => utility [patent_app_number] => 16/165804 [patent_app_country] => US [patent_app_date] => 2018-10-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 5490 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 168 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16165804 [rel_patent_id] =>[rel_patent_doc_number] =>)
16/165804
Method for making patterned 2D transition metal dichalcogenides nanomaterials Oct 18, 2018 Issued
Array ( [id] => 16409983 [patent_doc_number] => 10818547 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2020-10-27 [patent_title] => Method of manufacturing semiconductor device having a structure pattern having a plurality of trenches [patent_app_type] => utility [patent_app_number] => 16/164347 [patent_app_country] => US [patent_app_date] => 2018-10-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 30 [patent_figures_cnt] => 30 [patent_no_of_words] => 8327 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 136 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16164347 [rel_patent_id] =>[rel_patent_doc_number] =>)
16/164347
Method of manufacturing semiconductor device having a structure pattern having a plurality of trenches Oct 17, 2018 Issued
Array ( [id] => 15030821 [patent_doc_number] => 20190326415 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2019-10-24 [patent_title] => SEMICONDUCTOR STRUCTURE AND METHOD FOR MANUFACTURING THE SAME [patent_app_type] => utility [patent_app_number] => 16/164758 [patent_app_country] => US [patent_app_date] => 2018-10-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 6354 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -9 [patent_words_short_claim] => 215 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16164758 [rel_patent_id] =>[rel_patent_doc_number] =>)
16/164758
Semiconductor structure and method for manufacturing the same Oct 17, 2018 Issued
Array ( [id] => 15889419 [patent_doc_number] => 10651061 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2020-05-12 [patent_title] => Substrate processing apparatus, substrate processing method and recording medium [patent_app_type] => utility [patent_app_number] => 16/163918 [patent_app_country] => US [patent_app_date] => 2018-10-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 11 [patent_no_of_words] => 9326 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 115 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16163918 [rel_patent_id] =>[rel_patent_doc_number] =>)
16/163918
Substrate processing apparatus, substrate processing method and recording medium Oct 17, 2018 Issued
Array ( [id] => 14785343 [patent_doc_number] => 20190267569 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2019-08-29 [patent_title] => Display device, polarizing film and method for fabricating the polarizing film [patent_app_type] => utility [patent_app_number] => 16/162890 [patent_app_country] => US [patent_app_date] => 2018-10-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 11183 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -27 [patent_words_short_claim] => 46 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16162890 [rel_patent_id] =>[rel_patent_doc_number] =>)
16/162890
Display device, polarizing film and method for fabricating the polarizing film Oct 16, 2018 Issued
Array ( [id] => 16372329 [patent_doc_number] => 10804095 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2020-10-13 [patent_title] => Composition for forming silica layer, silica layer, and electronic device [patent_app_type] => utility [patent_app_number] => 16/163170 [patent_app_country] => US [patent_app_date] => 2018-10-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 3 [patent_no_of_words] => 4862 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 175 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16163170 [rel_patent_id] =>[rel_patent_doc_number] =>)
16/163170
Composition for forming silica layer, silica layer, and electronic device Oct 16, 2018 Issued
Array ( [id] => 14188167 [patent_doc_number] => 20190113789 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2019-04-18 [patent_title] => METHOD OF MANUFACTURING DISPLAY PANEL SUBSTRATE [patent_app_type] => utility [patent_app_number] => 16/161114 [patent_app_country] => US [patent_app_date] => 2018-10-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 4601 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -3 [patent_words_short_claim] => 107 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16161114 [rel_patent_id] =>[rel_patent_doc_number] =>)
16/161114
Method of manufacturing display panel substrate Oct 15, 2018 Issued
Array ( [id] => 15769541 [patent_doc_number] => 20200115788 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2020-04-16 [patent_title] => Monolayer-By-Monolayer Growth of MgO Layers using Mg Sublimation and Oxidation [patent_app_type] => utility [patent_app_number] => 16/161161 [patent_app_country] => US [patent_app_date] => 2018-10-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 5239 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -21 [patent_words_short_claim] => 113 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16161161 [rel_patent_id] =>[rel_patent_doc_number] =>)
16/161161
Monolayer-by-monolayer growth of MgO layers using Mg sublimation and oxidation Oct 15, 2018 Issued
Array ( [id] => 15533085 [patent_doc_number] => 20200058848 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2020-02-20 [patent_title] => Phase-Change Material (PCM) Radio Frequency (RF) Switch with Reduced Parasitic Capacitance [patent_app_type] => utility [patent_app_number] => 16/161960 [patent_app_country] => US [patent_app_date] => 2018-10-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 6287 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 121 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16161960 [rel_patent_id] =>[rel_patent_doc_number] =>)
16/161960
Phase-change material (PCM) radio frequency (RF) switch with reduced parasitic capacitance Oct 15, 2018 Issued
Array ( [id] => 16536709 [patent_doc_number] => 10879323 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2020-12-29 [patent_title] => Display device and method of manufacturing the same [patent_app_type] => utility [patent_app_number] => 16/162148 [patent_app_country] => US [patent_app_date] => 2018-10-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 15 [patent_no_of_words] => 7243 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 74 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16162148 [rel_patent_id] =>[rel_patent_doc_number] =>)
16/162148
Display device and method of manufacturing the same Oct 15, 2018 Issued
Array ( [id] => 15776045 [patent_doc_number] => 20200119040 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2020-04-16 [patent_title] => FORMATION OF TERMINATION STRUCTURES IN STACKED MEMORY ARRAYS [patent_app_type] => utility [patent_app_number] => 16/160146 [patent_app_country] => US [patent_app_date] => 2018-10-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 11511 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -21 [patent_words_short_claim] => 128 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16160146 [rel_patent_id] =>[rel_patent_doc_number] =>)
16/160146
Formation of termination structures in stacked memory arrays Oct 14, 2018 Issued
Array ( [id] => 14191487 [patent_doc_number] => 20190115449 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2019-04-18 [patent_title] => PROCESS OF FORMING NITRIDE SEMICONDUCTOR DEVICE [patent_app_type] => utility [patent_app_number] => 16/159512 [patent_app_country] => US [patent_app_date] => 2018-10-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 4522 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -8 [patent_words_short_claim] => 162 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16159512 [rel_patent_id] =>[rel_patent_doc_number] =>)
16/159512
Process of forming nitride semiconductor device Oct 11, 2018 Issued
Array ( [id] => 16566810 [patent_doc_number] => 10892186 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2021-01-12 [patent_title] => Integration of ALD copper with high temperature PVD copper deposition for BEOL interconnect [patent_app_type] => utility [patent_app_number] => 16/159128 [patent_app_country] => US [patent_app_date] => 2018-10-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 5577 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 110 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16159128 [rel_patent_id] =>[rel_patent_doc_number] =>)
16/159128
Integration of ALD copper with high temperature PVD copper deposition for BEOL interconnect Oct 11, 2018 Issued
Array ( [id] => 16386625 [patent_doc_number] => 10811470 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2020-10-20 [patent_title] => Display device [patent_app_type] => utility [patent_app_number] => 16/156075 [patent_app_country] => US [patent_app_date] => 2018-10-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 12 [patent_no_of_words] => 11262 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 148 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16156075 [rel_patent_id] =>[rel_patent_doc_number] =>)
16/156075
Display device Oct 9, 2018 Issued
Array ( [id] => 15791937 [patent_doc_number] => 10629701 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2020-04-21 [patent_title] => Self-aligned gate cut method and multilayer gate-cut pillar structure [patent_app_type] => utility [patent_app_number] => 16/156325 [patent_app_country] => US [patent_app_date] => 2018-10-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 28 [patent_figures_cnt] => 101 [patent_no_of_words] => 6667 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 223 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16156325 [rel_patent_id] =>[rel_patent_doc_number] =>)
16/156325
Self-aligned gate cut method and multilayer gate-cut pillar structure Oct 9, 2018 Issued
Array ( [id] => 14221841 [patent_doc_number] => 20190123305 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2019-04-25 [patent_title] => LIGHT-EMITTING DEVICE [patent_app_type] => utility [patent_app_number] => 16/154727 [patent_app_country] => US [patent_app_date] => 2018-10-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 15919 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -14 [patent_words_short_claim] => 66 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16154727 [rel_patent_id] =>[rel_patent_doc_number] =>)
16/154727
Light-emitting device Oct 8, 2018 Issued
Array ( [id] => 15427585 [patent_doc_number] => 10546731 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2020-01-28 [patent_title] => Method, apparatus and system for wafer dechucking using dynamic voltage sweeping [patent_app_type] => utility [patent_app_number] => 16/153650 [patent_app_country] => US [patent_app_date] => 2018-10-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 4991 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 181 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16153650 [rel_patent_id] =>[rel_patent_doc_number] =>)
16/153650
Method, apparatus and system for wafer dechucking using dynamic voltage sweeping Oct 4, 2018 Issued
Array ( [id] => 15580857 [patent_doc_number] => 10580822 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2020-03-03 [patent_title] => Method of making and device having a common electrode for transistor gates and capacitor plates [patent_app_type] => utility [patent_app_number] => 16/153482 [patent_app_country] => US [patent_app_date] => 2018-10-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 13 [patent_no_of_words] => 7793 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 155 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16153482 [rel_patent_id] =>[rel_patent_doc_number] =>)
16/153482
Method of making and device having a common electrode for transistor gates and capacitor plates Oct 4, 2018 Issued
Array ( [id] => 15488229 [patent_doc_number] => 10559473 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2020-02-11 [patent_title] => Semiconductor process for improving loading effect in planarization [patent_app_type] => utility [patent_app_number] => 16/152366 [patent_app_country] => US [patent_app_date] => 2018-10-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 2496 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 161 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16152366 [rel_patent_id] =>[rel_patent_doc_number] =>)
16/152366
Semiconductor process for improving loading effect in planarization Oct 3, 2018 Issued
Array ( [id] => 14783207 [patent_doc_number] => 20190266501 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2019-08-29 [patent_title] => SYSTEM AND METHOD FOR PREDICTING MINERALOGICAL, TEXTURAL, PETROPHYSICAL AND ELASTIC PROPERTIES AT LOCATIONS WITHOUT ROCK SAMPLES [patent_app_type] => utility [patent_app_number] => 16/149324 [patent_app_country] => US [patent_app_date] => 2018-10-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 4351 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 89 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16149324 [rel_patent_id] =>[rel_patent_doc_number] =>)
16/149324
SYSTEM AND METHOD FOR PREDICTING MINERALOGICAL, TEXTURAL, PETROPHYSICAL AND ELASTIC PROPERTIES AT LOCATIONS WITHOUT ROCK SAMPLES Oct 1, 2018 Abandoned
Menu