
Jaehwan Oh
Examiner (ID: 6253, Phone: (571)270-5800 , Office: P/2816 )
| Most Active Art Unit | 2816 |
| Art Unit(s) | 2898, 2186, 2816, 2899 |
| Total Applications | 1013 |
| Issued Applications | 874 |
| Pending Applications | 65 |
| Abandoned Applications | 108 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 12953416
[patent_doc_number] => 09837282
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2017-12-05
[patent_title] => Semiconductor structure
[patent_app_type] => utility
[patent_app_number] => 15/667641
[patent_app_country] => US
[patent_app_date] => 2017-08-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 19
[patent_no_of_words] => 3563
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 161
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15667641
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/667641 | Semiconductor structure | Aug 2, 2017 | Issued |
Array
(
[id] => 12968935
[patent_doc_number] => 09875883
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-01-23
[patent_title] => Metrology methods to detect plasma in wafer cavity and use of the metrology for station-to-station and tool-to-tool matching
[patent_app_type] => utility
[patent_app_number] => 15/660354
[patent_app_country] => US
[patent_app_date] => 2017-07-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 9
[patent_no_of_words] => 9375
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 153
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15660354
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/660354 | Metrology methods to detect plasma in wafer cavity and use of the metrology for station-to-station and tool-to-tool matching | Jul 25, 2017 | Issued |
Array
(
[id] => 14333313
[patent_doc_number] => 10297686
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-05-21
[patent_title] => Tapered vertical FET having III-V channel
[patent_app_type] => utility
[patent_app_number] => 15/658746
[patent_app_country] => US
[patent_app_date] => 2017-07-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 20
[patent_no_of_words] => 7129
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 59
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15658746
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/658746 | Tapered vertical FET having III-V channel | Jul 24, 2017 | Issued |
Array
(
[id] => 13832431
[patent_doc_number] => 20190019700
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-01-17
[patent_title] => METHODS AND SYSTEMS FOR SPIN-COATING MULTI-LAYER THIN FILMS HAVING LIQUID CONSERVATION FEATURES
[patent_app_type] => utility
[patent_app_number] => 16/081523
[patent_app_country] => US
[patent_app_date] => 2017-06-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4239
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16081523
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/081523 | Methods and systems for spin-coating multi-layer thin films having liquid conservation features | Jun 29, 2017 | Issued |
Array
(
[id] => 14301291
[patent_doc_number] => 10290780
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-05-14
[patent_title] => Method for manufacturing light-emitting device
[patent_app_type] => utility
[patent_app_number] => 15/636749
[patent_app_country] => US
[patent_app_date] => 2017-06-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 8
[patent_no_of_words] => 3234
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 182
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15636749
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/636749 | Method for manufacturing light-emitting device | Jun 28, 2017 | Issued |
Array
(
[id] => 12118583
[patent_doc_number] => 20180002169
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-01-04
[patent_title] => 'METHOD FOR HOMOGENIZING THE HEIGHT OF A PLURALITY OF WIRES AND DEVICE USING SUCH WIRES'
[patent_app_type] => utility
[patent_app_number] => 15/637336
[patent_app_country] => US
[patent_app_date] => 2017-06-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 4484
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15637336
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/637336 | Method for homogenizing the height of a plurality of wires and device using such wires | Jun 28, 2017 | Issued |
Array
(
[id] => 12477717
[patent_doc_number] => 09991160
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-06-05
[patent_title] => Process of forming semiconductor device having interconnection formed by electro-plating
[patent_app_type] => utility
[patent_app_number] => 15/635937
[patent_app_country] => US
[patent_app_date] => 2017-06-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 22
[patent_no_of_words] => 5130
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 164
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15635937
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/635937 | Process of forming semiconductor device having interconnection formed by electro-plating | Jun 27, 2017 | Issued |
Array
(
[id] => 13724493
[patent_doc_number] => 20170373202
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-12-28
[patent_title] => METHOD FOR PRODUCING A TEXTURED STRUCTURE OF A CRYSTALLINE SILICON SOLAR CELL
[patent_app_type] => utility
[patent_app_number] => 15/634302
[patent_app_country] => US
[patent_app_date] => 2017-06-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4853
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 87
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15634302
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/634302 | Method for producing a textured structure of a crystalline silicon solar cell | Jun 26, 2017 | Issued |
Array
(
[id] => 13667039
[patent_doc_number] => 10163695
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2018-12-25
[patent_title] => Self-forming barrier process
[patent_app_type] => utility
[patent_app_number] => 15/635117
[patent_app_country] => US
[patent_app_date] => 2017-06-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 41
[patent_no_of_words] => 7457
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 90
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15635117
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/635117 | Self-forming barrier process | Jun 26, 2017 | Issued |
Array
(
[id] => 13514559
[patent_doc_number] => 20180308822
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-10-25
[patent_title] => METHODS AND APPARATUS FOR SEMICONDUCTOR PACKAGE PROCESSING
[patent_app_type] => utility
[patent_app_number] => 15/634012
[patent_app_country] => US
[patent_app_date] => 2017-06-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3441
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15634012
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/634012 | Methods and apparatus for semiconductor package processing | Jun 26, 2017 | Issued |
Array
(
[id] => 12499080
[patent_doc_number] => 09997655
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2018-06-12
[patent_title] => Solution process for silver-containing chalcogenide layer deposition
[patent_app_type] => utility
[patent_app_number] => 15/634477
[patent_app_country] => US
[patent_app_date] => 2017-06-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 4336
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 54
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15634477
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/634477 | Solution process for silver-containing chalcogenide layer deposition | Jun 26, 2017 | Issued |
Array
(
[id] => 13740581
[patent_doc_number] => 20180374760
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-12-27
[patent_title] => SEMICONDUCTOR DEVICE AND METHOD
[patent_app_type] => utility
[patent_app_number] => 15/633418
[patent_app_country] => US
[patent_app_date] => 2017-06-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6945
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 49
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15633418
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/633418 | Semiconductor device and method | Jun 25, 2017 | Issued |
Array
(
[id] => 13242781
[patent_doc_number] => 10134597
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-11-20
[patent_title] => Apparatuses including memory cells with gaps comprising low dielectric constant materials
[patent_app_type] => utility
[patent_app_number] => 15/620458
[patent_app_country] => US
[patent_app_date] => 2017-06-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 11
[patent_no_of_words] => 7758
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 96
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15620458
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/620458 | Apparatuses including memory cells with gaps comprising low dielectric constant materials | Jun 11, 2017 | Issued |
Array
(
[id] => 12256980
[patent_doc_number] => 09929129
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-03-27
[patent_title] => 'Array substrate of organic light-emitting diodes and method for packaging the same'
[patent_app_type] => utility
[patent_app_number] => 15/620036
[patent_app_country] => US
[patent_app_date] => 2017-06-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 9
[patent_no_of_words] => 3515
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 152
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15620036
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/620036 | Array substrate of organic light-emitting diodes and method for packaging the same | Jun 11, 2017 | Issued |
Array
(
[id] => 11967001
[patent_doc_number] => 20170271154
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-09-21
[patent_title] => 'HARDMASK COMPOSITION AND METHOD OF FORMING PATTERNING BY USING THE HARDMASK COMPOSITION'
[patent_app_type] => utility
[patent_app_number] => 15/611935
[patent_app_country] => US
[patent_app_date] => 2017-06-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 12208
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15611935
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/611935 | Hardmask composition and method of forming patterning by using the hardmask composition | Jun 1, 2017 | Issued |
Array
(
[id] => 13201421
[patent_doc_number] => 10115631
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-10-30
[patent_title] => Semiconductor device
[patent_app_type] => utility
[patent_app_number] => 15/608539
[patent_app_country] => US
[patent_app_date] => 2017-05-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 37
[patent_figures_cnt] => 88
[patent_no_of_words] => 28797
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 138
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15608539
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/608539 | Semiconductor device | May 29, 2017 | Issued |
Array
(
[id] => 11959727
[patent_doc_number] => 20170263877
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-09-14
[patent_title] => 'WHITE ORGANIC LIGHT EMITTING DEVICE'
[patent_app_type] => utility
[patent_app_number] => 15/601912
[patent_app_country] => US
[patent_app_date] => 2017-05-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 42
[patent_figures_cnt] => 42
[patent_no_of_words] => 94452
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15601912
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/601912 | White organic light emitting device | May 21, 2017 | Issued |
Array
(
[id] => 11869720
[patent_doc_number] => 20170237006
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-08-17
[patent_title] => 'METHOD OF MANUFACTURING SUBSTRATE OF ORGANIC LIGHT-EMITTING DISPLAY DEVICE'
[patent_app_type] => utility
[patent_app_number] => 15/583650
[patent_app_country] => US
[patent_app_date] => 2017-05-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 23
[patent_no_of_words] => 5260
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15583650
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/583650 | Method of manufacturing substrate of organic light-emitting display device | Apr 30, 2017 | Issued |
Array
(
[id] => 12229926
[patent_doc_number] => 09917175
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2018-03-13
[patent_title] => 'Tapered vertical FET having III-V channel'
[patent_app_type] => utility
[patent_app_number] => 15/581140
[patent_app_country] => US
[patent_app_date] => 2017-04-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 20
[patent_no_of_words] => 7418
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 67
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15581140
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/581140 | Tapered vertical FET having III-V channel | Apr 27, 2017 | Issued |
Array
(
[id] => 11898472
[patent_doc_number] => 09768417
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-09-19
[patent_title] => 'Array substrate of organic light-emitting diodes and method for packaging the same'
[patent_app_type] => utility
[patent_app_number] => 15/498818
[patent_app_country] => US
[patent_app_date] => 2017-04-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 14
[patent_no_of_words] => 4343
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 186
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15498818
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/498818 | Array substrate of organic light-emitting diodes and method for packaging the same | Apr 26, 2017 | Issued |