| Application number | Title of the application | Filing Date | Status |
|---|
Array
(
[id] => 1352844
[patent_doc_number] => 06594710
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-07-15
[patent_title] => 'Apparatus and method for a random access peripheral unit'
[patent_app_type] => B1
[patent_app_number] => 09/320262
[patent_app_country] => US
[patent_app_date] => 1999-05-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3191
[patent_no_of_claims] => 37
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 106
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/594/06594710.pdf
[firstpage_image] =>[orig_patent_app_number] => 09320262
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/320262 | Apparatus and method for a random access peripheral unit | May 25, 1999 | Issued |
Array
(
[id] => 1471838
[patent_doc_number] => 06460092
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-10-01
[patent_title] => 'Integrated circuit for distributed-type input/output control'
[patent_app_type] => B1
[patent_app_number] => 09/320243
[patent_app_country] => US
[patent_app_date] => 1999-05-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 7
[patent_no_of_words] => 1534
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/460/06460092.pdf
[firstpage_image] =>[orig_patent_app_number] => 09320243
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/320243 | Integrated circuit for distributed-type input/output control | May 25, 1999 | Issued |
Array
(
[id] => 6335658
[patent_doc_number] => 20020199039
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-12-26
[patent_title] => 'METHOD, PROGRAMMED MEDIUM AND SYSTEM FOR IDENTIFYING AND CONFIGURING COMPUTER PERIPHERALS'
[patent_app_type] => new
[patent_app_number] => 09/290888
[patent_app_country] => US
[patent_app_date] => 1999-04-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4605
[patent_no_of_claims] => 44
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 74
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0199/20020199039.pdf
[firstpage_image] =>[orig_patent_app_number] => 09290888
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/290888 | Method and system for identifying and configuring peripheral devices | Apr 13, 1999 | Issued |
Array
(
[id] => 4421859
[patent_doc_number] => 06233630
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-05-15
[patent_title] => 'Resource management system having a control structure to indicate the availability of integer from an integer pool upon responsive to a request'
[patent_app_type] => 1
[patent_app_number] => 9/291132
[patent_app_country] => US
[patent_app_date] => 1999-04-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 10
[patent_no_of_words] => 7074
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/233/06233630.pdf
[firstpage_image] =>[orig_patent_app_number] => 291132
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/291132 | Resource management system having a control structure to indicate the availability of integer from an integer pool upon responsive to a request | Apr 11, 1999 | Issued |
Array
(
[id] => 1513155
[patent_doc_number] => 06442621
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-08-27
[patent_title] => 'Equipment control command processing system and method thereof'
[patent_app_type] => B1
[patent_app_number] => 09/288825
[patent_app_country] => US
[patent_app_date] => 1999-04-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 12
[patent_no_of_words] => 7462
[patent_no_of_claims] => 34
[patent_no_of_ind_claims] => 10
[patent_words_short_claim] => 116
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/442/06442621.pdf
[firstpage_image] =>[orig_patent_app_number] => 09288825
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/288825 | Equipment control command processing system and method thereof | Apr 8, 1999 | Issued |
Array
(
[id] => 6798417
[patent_doc_number] => 20030177292
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-09-18
[patent_title] => 'DATA FORMAT FOR A STREAMING INFORMATION APPLIANCE'
[patent_app_type] => new
[patent_app_number] => 09/286747
[patent_app_country] => US
[patent_app_date] => 1999-04-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 25
[patent_no_of_words] => 18782
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 41
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0177/20030177292.pdf
[firstpage_image] =>[orig_patent_app_number] => 09286747
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/286747 | Data format for a streaming information appliance | Apr 5, 1999 | Issued |
Array
(
[id] => 7644166
[patent_doc_number] => 06473808
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-10-29
[patent_title] => 'High performance communication controller for processing high speed data streams wherein execution of a task can be skipped if it involves fetching information from external memory bank'
[patent_app_type] => B1
[patent_app_number] => 09/285519
[patent_app_country] => US
[patent_app_date] => 1999-04-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 14
[patent_no_of_words] => 11666
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 48
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/473/06473808.pdf
[firstpage_image] =>[orig_patent_app_number] => 09285519
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/285519 | High performance communication controller for processing high speed data streams wherein execution of a task can be skipped if it involves fetching information from external memory bank | Apr 1, 1999 | Issued |
Array
(
[id] => 1587512
[patent_doc_number] => 06425079
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-07-23
[patent_title] => 'Universal option ROM BIOS including multiple option BIOS images for multichip support and boot sequence for use therewith'
[patent_app_type] => B1
[patent_app_number] => 09/282919
[patent_app_country] => US
[patent_app_date] => 1999-03-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 9
[patent_no_of_words] => 5521
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 168
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/425/06425079.pdf
[firstpage_image] =>[orig_patent_app_number] => 09282919
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/282919 | Universal option ROM BIOS including multiple option BIOS images for multichip support and boot sequence for use therewith | Mar 30, 1999 | Issued |
Array
(
[id] => 1539987
[patent_doc_number] => 06338103
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-01-08
[patent_title] => 'System for high-speed data transfer using a sequence of overlapped global pointer signals for generating corresponding sequence of non-overlapped local pointer signals'
[patent_app_type] => B1
[patent_app_number] => 09/275567
[patent_app_country] => US
[patent_app_date] => 1999-03-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 10
[patent_no_of_words] => 2345
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/338/06338103.pdf
[firstpage_image] =>[orig_patent_app_number] => 09275567
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/275567 | System for high-speed data transfer using a sequence of overlapped global pointer signals for generating corresponding sequence of non-overlapped local pointer signals | Mar 23, 1999 | Issued |
Array
(
[id] => 1592237
[patent_doc_number] => 06360282
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-03-19
[patent_title] => 'Protected control of devices by user applications in multiprogramming environments'
[patent_app_type] => B1
[patent_app_number] => 09/275203
[patent_app_country] => US
[patent_app_date] => 1999-03-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 10
[patent_no_of_words] => 5224
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 343
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/360/06360282.pdf
[firstpage_image] =>[orig_patent_app_number] => 09275203
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/275203 | Protected control of devices by user applications in multiprogramming environments | Mar 23, 1999 | Issued |
Array
(
[id] => 1513192
[patent_doc_number] => 06442633
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-08-27
[patent_title] => 'Reduced transistors data switch port wherein each of a plurality of transmission gates is coupled to both first and second control signals for selectively enabling'
[patent_app_type] => B1
[patent_app_number] => 09/275279
[patent_app_country] => US
[patent_app_date] => 1999-03-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 2449
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 180
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/442/06442633.pdf
[firstpage_image] =>[orig_patent_app_number] => 09275279
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/275279 | Reduced transistors data switch port wherein each of a plurality of transmission gates is coupled to both first and second control signals for selectively enabling | Mar 22, 1999 | Issued |
Array
(
[id] => 7644123
[patent_doc_number] => 06473851
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-10-29
[patent_title] => 'System for combining plurality of input control policies to provide a compositional output control policy'
[patent_app_type] => B1
[patent_app_number] => 09/268482
[patent_app_country] => US
[patent_app_date] => 1999-03-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 25
[patent_no_of_words] => 17031
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 12
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/473/06473851.pdf
[firstpage_image] =>[orig_patent_app_number] => 09268482
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/268482 | System for combining plurality of input control policies to provide a compositional output control policy | Mar 10, 1999 | Issued |
Array
(
[id] => 1419051
[patent_doc_number] => 06546485
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-04-08
[patent_title] => 'Method for exchanging modules in operating system by using inheritance buffer presented in virtual space to store inherited information of old module and read by new module thereafter'
[patent_app_type] => B1
[patent_app_number] => 09/263785
[patent_app_country] => US
[patent_app_date] => 1999-03-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 13
[patent_no_of_words] => 3873
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 105
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/546/06546485.pdf
[firstpage_image] =>[orig_patent_app_number] => 09263785
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/263785 | Method for exchanging modules in operating system by using inheritance buffer presented in virtual space to store inherited information of old module and read by new module thereafter | Mar 4, 1999 | Issued |
Array
(
[id] => 1519723
[patent_doc_number] => 06421784
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-07-16
[patent_title] => 'Programmable delay circuit having a fine delay element selectively receives input signal and output signal of coarse delay element'
[patent_app_type] => B1
[patent_app_number] => 09/263671
[patent_app_country] => US
[patent_app_date] => 1999-03-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 8
[patent_no_of_words] => 5187
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 153
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/421/06421784.pdf
[firstpage_image] =>[orig_patent_app_number] => 09263671
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/263671 | Programmable delay circuit having a fine delay element selectively receives input signal and output signal of coarse delay element | Mar 4, 1999 | Issued |
Array
(
[id] => 1568600
[patent_doc_number] => 06339801
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-01-15
[patent_title] => 'Method for determining appropriate devices for processing of data requests using a queued direct input/output device by issuing a special command specifying the devices can process data'
[patent_app_type] => B1
[patent_app_number] => 09/253249
[patent_app_country] => US
[patent_app_date] => 1999-02-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 15
[patent_no_of_words] => 12162
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 155
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/339/06339801.pdf
[firstpage_image] =>[orig_patent_app_number] => 09253249
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/253249 | Method for determining appropriate devices for processing of data requests using a queued direct input/output device by issuing a special command specifying the devices can process data | Feb 18, 1999 | Issued |
Array
(
[id] => 4333079
[patent_doc_number] => 06332171
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-12-18
[patent_title] => 'Self-contained queues with associated control information for receipt and transfer of incoming and outgoing data using a queued direct input-output device'
[patent_app_type] => 1
[patent_app_number] => 9/253248
[patent_app_country] => US
[patent_app_date] => 1999-02-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 17
[patent_no_of_words] => 11611
[patent_no_of_claims] => 37
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 175
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/332/06332171.pdf
[firstpage_image] =>[orig_patent_app_number] => 253248
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/253248 | Self-contained queues with associated control information for receipt and transfer of incoming and outgoing data using a queued direct input-output device | Feb 18, 1999 | Issued |
Array
(
[id] => 4309641
[patent_doc_number] => 06236897
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-05-22
[patent_title] => 'Calculation and precision processing of cardiocle and expanded cardioid casing curved surfaces for eccentric rotor vane pumps'
[patent_app_type] => 1
[patent_app_number] => 9/000440
[patent_app_country] => US
[patent_app_date] => 1999-02-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 7193
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 212
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/236/06236897.pdf
[firstpage_image] =>[orig_patent_app_number] => 000440
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/000440 | Calculation and precision processing of cardiocle and expanded cardioid casing curved surfaces for eccentric rotor vane pumps | Feb 15, 1999 | Issued |
Array
(
[id] => 1557410
[patent_doc_number] => 06401140
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-06-04
[patent_title] => 'Apparatus and method for booting a computer operation system from an intelligent input/output device having no option ROM with a virtual option ROM stored in computer'
[patent_app_type] => B1
[patent_app_number] => 09/228679
[patent_app_country] => US
[patent_app_date] => 1999-01-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 3740
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/401/06401140.pdf
[firstpage_image] =>[orig_patent_app_number] => 09228679
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/228679 | Apparatus and method for booting a computer operation system from an intelligent input/output device having no option ROM with a virtual option ROM stored in computer | Jan 11, 1999 | Issued |
Array
(
[id] => 4294330
[patent_doc_number] => 06324598
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-11-27
[patent_title] => 'Software enlarged tag register and method thereof for noting the completion of a DMA transfer within a chain of DMA transfers'
[patent_app_type] => 1
[patent_app_number] => 9/228474
[patent_app_country] => US
[patent_app_date] => 1999-01-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 8
[patent_no_of_words] => 6458
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/324/06324598.pdf
[firstpage_image] =>[orig_patent_app_number] => 228474
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/228474 | Software enlarged tag register and method thereof for noting the completion of a DMA transfer within a chain of DMA transfers | Jan 10, 1999 | Issued |
Array
(
[id] => 4294345
[patent_doc_number] => 06324599
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-11-27
[patent_title] => 'Computer system and method for tracking DMA transferred data within a read-ahead local buffer without interrupting the host processor'
[patent_app_type] => 1
[patent_app_number] => 9/228477
[patent_app_country] => US
[patent_app_date] => 1999-01-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 5133
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 109
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/324/06324599.pdf
[firstpage_image] =>[orig_patent_app_number] => 228477
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/228477 | Computer system and method for tracking DMA transferred data within a read-ahead local buffer without interrupting the host processor | Jan 10, 1999 | Issued |