James A Dudek

Array ( [id] => 6523414 [patent_doc_number] => 20100211756 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-08-19 [patent_title] => 'System and Method for NUMA-Aware Heap Memory Management' [patent_app_type] => utility [patent_app_number] => 12/372839 [patent_app_country] => US [patent_app_date] => 2009-02-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 8551 [patent_no_of_claims] => 28 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0211/20100211756.pdf [firstpage_image] =>[orig_patent_app_number] => 12372839 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8220030 [patent_doc_number] => 08195901 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-06-05 [patent_title] => 'Firehose dump of SRAM write cache data to non-volatile memory using a supercap' [patent_app_type] => utility [patent_app_number] => 12/365923 [patent_app_country] => US [patent_app_date] => 2009-02-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 10 [patent_no_of_words] => 8657 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 400 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/195/08195901.pdf [firstpage_image] =>[orig_patent_app_number] => 12365923 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9378881 [patent_doc_number] => 08683164 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2014-03-25 [patent_title] => 'Stacked-die memory systems and methods for training stacked-die memory systems' [patent_app_type] => utility [patent_app_number] => 12/365712 [patent_app_country] => US [patent_app_date] => 2009-02-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 12 [patent_no_of_words] => 6471 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 273 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12365712 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5532478 [patent_doc_number] => 20090232266 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-09-17 [patent_title] => 'SIGNAL PROCESSING DEVICE' [patent_app_type] => utility [patent_app_number] => 12/365320 [patent_app_country] => US [patent_app_date] => 2009-02-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 4867 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0232/20090232266.pdf [firstpage_image] =>[orig_patent_app_number] => 12365320 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6337500 [patent_doc_number] => 20100199065 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-08-05 [patent_title] => 'METHODS AND APPARATUS FOR PERFORMING EFFICIENT DATA DEDUPLICATION BY METADATA GROUPING' [patent_app_type] => utility [patent_app_number] => 12/365566 [patent_app_country] => US [patent_app_date] => 2009-02-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 30 [patent_figures_cnt] => 30 [patent_no_of_words] => 8183 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0199/20100199065.pdf [firstpage_image] =>[orig_patent_app_number] => 12365566 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6337384 [patent_doc_number] => 20100199048 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-08-05 [patent_title] => 'SPECULATIVE WRITESTREAM TRANSACTION' [patent_app_type] => utility [patent_app_number] => 12/365732 [patent_app_country] => US [patent_app_date] => 2009-02-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 11337 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0199/20100199048.pdf [firstpage_image] =>[orig_patent_app_number] => 12365732 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9275938 [patent_doc_number] => 08639886 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2014-01-28 [patent_title] => 'Store-to-load forwarding mechanism for processor runahead mode operation' [patent_app_type] => utility [patent_app_number] => 12/364984 [patent_app_country] => US [patent_app_date] => 2009-02-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 6 [patent_no_of_words] => 4776 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 261 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12364984 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6616137 [patent_doc_number] => 20100293343 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-11-18 [patent_title] => 'SCHEDULING BASED ON TURNAROUND EVENT' [patent_app_type] => utility [patent_app_number] => 12/743565 [patent_app_country] => US [patent_app_date] => 2008-11-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 6076 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0293/20100293343.pdf [firstpage_image] =>[orig_patent_app_number] => 12743565 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5312167 [patent_doc_number] => 20090019448 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-01-15 [patent_title] => 'Cross Process Memory Management' [patent_app_type] => utility [patent_app_number] => 12/207409 [patent_app_country] => US [patent_app_date] => 2008-09-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 8474 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0019/20090019448.pdf [firstpage_image] =>[orig_patent_app_number] => 12207409 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5523093 [patent_doc_number] => 20090031074 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-01-29 [patent_title] => 'Multi-level Cell Flash Memory and Method of Programming the Same' [patent_app_type] => utility [patent_app_number] => 12/177491 [patent_app_country] => US [patent_app_date] => 2008-07-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3221 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0031/20090031074.pdf [firstpage_image] =>[orig_patent_app_number] => 12177491 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6444455 [patent_doc_number] => 20100169572 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-07-01 [patent_title] => 'DATA STORAGE METHOD, APPARATUS AND SYSTEM FOR INTERRUPTED WRITE RECOVERY' [patent_app_type] => utility [patent_app_number] => 12/438019 [patent_app_country] => US [patent_app_date] => 2008-07-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 4427 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0169/20100169572.pdf [firstpage_image] =>[orig_patent_app_number] => 12438019 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5519815 [patent_doc_number] => 20090027796 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-01-29 [patent_title] => 'INFORMATION RECORDING DEVICE AND CONTROL METHOD THEREFOR' [patent_app_type] => utility [patent_app_number] => 12/177250 [patent_app_country] => US [patent_app_date] => 2008-07-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 10200 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0027/20090027796.pdf [firstpage_image] =>[orig_patent_app_number] => 12177250 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9169755 [patent_doc_number] => 08595448 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-11-26 [patent_title] => 'Asymmetric double buffering of bitstream data in a multi-core processor' [patent_app_type] => utility [patent_app_number] => 12/177253 [patent_app_country] => US [patent_app_date] => 2008-07-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 5302 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 277 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12177253 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7681109 [patent_doc_number] => 20100023699 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-01-28 [patent_title] => 'System and Method for Usage Analyzer of Subscriber Access to Communications Network' [patent_app_type] => utility [patent_app_number] => 12/177341 [patent_app_country] => US [patent_app_date] => 2008-07-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 5232 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0023/20100023699.pdf [firstpage_image] =>[orig_patent_app_number] => 12177341 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4678182 [patent_doc_number] => 20080215813 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-09-04 [patent_title] => 'Storage system and storage management system' [patent_app_type] => utility [patent_app_number] => 12/149295 [patent_app_country] => US [patent_app_date] => 2008-04-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 23 [patent_figures_cnt] => 23 [patent_no_of_words] => 10789 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0215/20080215813.pdf [firstpage_image] =>[orig_patent_app_number] => 12149295 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6073551 [patent_doc_number] => 20110047339 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-02-24 [patent_title] => 'INFORMATION PROCESSING APPARATUS AND METHOD OF BACKING UP MEMORY IN SAID APPARATUS' [patent_app_type] => utility [patent_app_number] => 12/098727 [patent_app_country] => US [patent_app_date] => 2008-04-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 5812 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0047/20110047339.pdf [firstpage_image] =>[orig_patent_app_number] => 12098727 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 10194594 [patent_doc_number] => 09223504 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2015-12-29 [patent_title] => 'Method and system for placement of logical data stores to minimize request response time' [patent_app_type] => utility [patent_app_number] => 12/056591 [patent_app_country] => US [patent_app_date] => 2008-03-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 3 [patent_no_of_words] => 5492 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 386 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12056591 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7510308 [patent_doc_number] => 08037258 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-10-11 [patent_title] => 'Structure for dual-mode memory chip for high capacity memory subsystem' [patent_app_type] => utility [patent_app_number] => 12/053185 [patent_app_country] => US [patent_app_date] => 2008-03-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 15494 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 165 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/037/08037258.pdf [firstpage_image] =>[orig_patent_app_number] => 12053185 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5351437 [patent_doc_number] => 20090006798 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-01-01 [patent_title] => 'Structure for Memory Chip for High Capacity Memory Subsystem Supporting Replication of Command Data' [patent_app_type] => utility [patent_app_number] => 12/052831 [patent_app_country] => US [patent_app_date] => 2008-03-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 15534 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0006/20090006798.pdf [firstpage_image] =>[orig_patent_app_number] => 12052831 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4741831 [patent_doc_number] => 20080235484 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-09-25 [patent_title] => 'Method and System for Host Memory Alignment' [patent_app_type] => utility [patent_app_number] => 12/052878 [patent_app_country] => US [patent_app_date] => 2008-03-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 5133 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0235/20080235484.pdf [firstpage_image] =>[orig_patent_app_number] => 12052878 [rel_patent_id] =>[rel_patent_doc_number] =>)