
James D. Ponton
Examiner (ID: 2684, Phone: (571)272-1001 , Office: P/3763 )
| Most Active Art Unit | 3783 |
| Art Unit(s) | 3783, 3763 |
| Total Applications | 608 |
| Issued Applications | 438 |
| Pending Applications | 82 |
| Abandoned Applications | 112 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 19606830
[patent_doc_number] => 20240397710
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-11-28
[patent_title] => ONE-TIME-PROGRAMMABLE MEMORY DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/665740
[patent_app_country] => US
[patent_app_date] => 2024-05-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12492
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -11
[patent_words_short_claim] => 241
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18665740
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/665740 | ONE-TIME-PROGRAMMABLE MEMORY DEVICE | May 15, 2024 | Pending |
Array
(
[id] => 19559649
[patent_doc_number] => 20240371441
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-11-07
[patent_title] => CONFIGURATION BIT CIRCUIT FOR PROGRAMMABLE LOGIC DEVICE WITH PHASE CHANGE RANDOM ACCESS MEMORY AND PROGRAM AND OPERATION METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 18/652970
[patent_app_country] => US
[patent_app_date] => 2024-05-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6352
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 93
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18652970
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/652970 | CONFIGURATION BIT CIRCUIT FOR PROGRAMMABLE LOGIC DEVICE WITH PHASE CHANGE RANDOM ACCESS MEMORY AND PROGRAM AND OPERATION METHOD THEREOF | May 1, 2024 | Pending |
Array
(
[id] => 19409253
[patent_doc_number] => 20240292764
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-08-29
[patent_title] => Multi-Bit Storage Device Using Phase Change Material
[patent_app_type] => utility
[patent_app_number] => 18/653418
[patent_app_country] => US
[patent_app_date] => 2024-05-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8965
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 96
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18653418
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/653418 | Multi-bit storage device using phase change material | May 1, 2024 | Issued |
Array
(
[id] => 20285998
[patent_doc_number] => 20250311240
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-10-02
[patent_title] => SCALED ONE TRANSISTOR TWO RESISTOR (1T 2R) MEMORY
[patent_app_type] => utility
[patent_app_number] => 18/621095
[patent_app_country] => US
[patent_app_date] => 2024-03-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4534
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 136
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18621095
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/621095 | SCALED ONE TRANSISTOR TWO RESISTOR (1T 2R) MEMORY | Mar 28, 2024 | Pending |
Array
(
[id] => 19467682
[patent_doc_number] => 20240321352
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-09-26
[patent_title] => MEMORY DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/603281
[patent_app_country] => US
[patent_app_date] => 2024-03-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 54612
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 164
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18603281
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/603281 | MEMORY DEVICE | Mar 12, 2024 | Pending |
Array
(
[id] => 19255353
[patent_doc_number] => 20240206351
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-06-20
[patent_title] => Phase-Change Random Access Memory Device and Methods of Making the Same
[patent_app_type] => utility
[patent_app_number] => 18/589112
[patent_app_country] => US
[patent_app_date] => 2024-02-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8645
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 88
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18589112
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/589112 | Phase-Change Random Access Memory Device and Methods of Making the Same | Feb 26, 2024 | Pending |
Array
(
[id] => 19515420
[patent_doc_number] => 20240347106
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-17
[patent_title] => SEMICONDUCTOR DEVICE AND CALCULATING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 18/444730
[patent_app_country] => US
[patent_app_date] => 2024-02-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6883
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 66
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18444730
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/444730 | SEMICONDUCTOR DEVICE AND CALCULATING METHOD THEREOF | Feb 17, 2024 | Pending |
Array
(
[id] => 19995748
[patent_doc_number] => 20250133970
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-04-24
[patent_title] => CHALCOGENIDE-BASED MEMORY DEVICE FOR IMPLEMENTING MULTI-LEVEL MEMORY AND ELECTRONIC APPARATUS INCLUDING THE CHALCOGENIDE-BASED MEMORY DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/444206
[patent_app_country] => US
[patent_app_date] => 2024-02-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3188
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 85
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18444206
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/444206 | CHALCOGENIDE-BASED MEMORY DEVICE FOR IMPLEMENTING MULTI-LEVEL MEMORY AND ELECTRONIC APPARATUS INCLUDING THE CHALCOGENIDE-BASED MEMORY DEVICE | Feb 15, 2024 | Pending |
Array
(
[id] => 19221213
[patent_doc_number] => 20240185917
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-06-06
[patent_title] => Memory Cells, Memory Cell Arrays, Methods of Using and Methods of Making
[patent_app_type] => utility
[patent_app_number] => 18/441881
[patent_app_country] => US
[patent_app_date] => 2024-02-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 25659
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18441881
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/441881 | Memory cell using data storing bipolar device | Feb 13, 2024 | Issued |
Array
(
[id] => 19323291
[patent_doc_number] => 20240244839
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-07-18
[patent_title] => MEMORY SYSTEM
[patent_app_type] => utility
[patent_app_number] => 18/435113
[patent_app_country] => US
[patent_app_date] => 2024-02-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 17666
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -7
[patent_words_short_claim] => 608
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18435113
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/435113 | MEMORY SYSTEM | Feb 6, 2024 | Pending |
Array
(
[id] => 20070552
[patent_doc_number] => 20250208774
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-06-26
[patent_title] => PROGRAMMABLE LOGIC BLOCK COMPRISING FLASH MEMORY ARRAY TO STORE CONFIGURATION DATA FOR PROGRAMMABLE LOGIC
[patent_app_type] => utility
[patent_app_number] => 18/435943
[patent_app_country] => US
[patent_app_date] => 2024-02-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3200
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 51
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18435943
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/435943 | PROGRAMMABLE LOGIC BLOCK COMPRISING FLASH MEMORY ARRAY TO STORE CONFIGURATION DATA FOR PROGRAMMABLE LOGIC | Feb 6, 2024 | Pending |
Array
(
[id] => 19191134
[patent_doc_number] => 20240170047
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-05-23
[patent_title] => PROCESSING IN MEMORY
[patent_app_type] => utility
[patent_app_number] => 18/430136
[patent_app_country] => US
[patent_app_date] => 2024-02-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14772
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 101
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18430136
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/430136 | Processing in memory | Jan 31, 2024 | Issued |
Array
(
[id] => 19175863
[patent_doc_number] => 20240161837
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-05-16
[patent_title] => MEMORY CIRCUIT, SYSTEM AND METHOD FOR RAPID RETRIEVAL OF DATA SETS
[patent_app_type] => utility
[patent_app_number] => 18/420073
[patent_app_country] => US
[patent_app_date] => 2024-01-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 34409
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 117
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18420073
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/420073 | Memory circuit, system and method for rapid retrieval of data sets | Jan 22, 2024 | Issued |
Array
(
[id] => 20113413
[patent_doc_number] => 12364170
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-07-15
[patent_title] => Resistive memory devices using a carbon-based conductor line and methods for forming the same
[patent_app_type] => utility
[patent_app_number] => 18/413107
[patent_app_country] => US
[patent_app_date] => 2024-01-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 31
[patent_figures_cnt] => 53
[patent_no_of_words] => 6794
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 149
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18413107
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/413107 | Resistive memory devices using a carbon-based conductor line and methods for forming the same | Jan 15, 2024 | Issued |
Array
(
[id] => 20649712
[patent_doc_number] => 12604675
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-04-14
[patent_title] => Self-aligned heater for PCRAM using a continuous dielectric
[patent_app_type] => utility
[patent_app_number] => 18/411254
[patent_app_country] => US
[patent_app_date] => 2024-01-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 20
[patent_no_of_words] => 2226
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 108
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18411254
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/411254 | Generating Self-Aligned Heater for PCRAM Using Filaments | Jan 11, 2024 | Issued |
Array
(
[id] => 19308775
[patent_doc_number] => 20240237358
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-07-11
[patent_title] => IMPROVED VERTICAL 3D MEMORY DEVICE AND ACCESSING METHOD
[patent_app_type] => utility
[patent_app_number] => 18/407074
[patent_app_country] => US
[patent_app_date] => 2024-01-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 16123
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18407074
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/407074 | IMPROVED VERTICAL 3D MEMORY DEVICE AND ACCESSING METHOD | Jan 7, 2024 | Pending |
Array
(
[id] => 19269047
[patent_doc_number] => 20240212751
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-06-27
[patent_title] => IN-MEMORY COMPUTATION DEVICE HAVING AN IMPROVED CURRENT READING CIRCUIT AND CONTROL METHOD
[patent_app_type] => utility
[patent_app_number] => 18/543847
[patent_app_country] => US
[patent_app_date] => 2023-12-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13969
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 248
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18543847
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/543847 | IN-MEMORY COMPUTATION DEVICE HAVING AN IMPROVED CURRENT READING CIRCUIT AND CONTROL METHOD | Dec 17, 2023 | Pending |
Array
(
[id] => 20273892
[patent_doc_number] => 12443675
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-10-14
[patent_title] => Crossbar circuits for performing convolution operations
[patent_app_type] => utility
[patent_app_number] => 18/517320
[patent_app_country] => US
[patent_app_date] => 2023-11-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 12
[patent_no_of_words] => 4061
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 172
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18517320
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/517320 | Crossbar circuits for performing convolution operations | Nov 21, 2023 | Issued |
Array
(
[id] => 19191148
[patent_doc_number] => 20240170061
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-05-23
[patent_title] => HALIDE PEROVSKITE OPTICAL STORAGE AND MEMORY ARRAYS
[patent_app_type] => utility
[patent_app_number] => 18/517238
[patent_app_country] => US
[patent_app_date] => 2023-11-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4321
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 82
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18517238
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/517238 | HALIDE PEROVSKITE OPTICAL STORAGE AND MEMORY ARRAYS | Nov 21, 2023 | Pending |
Array
(
[id] => 19175830
[patent_doc_number] => 20240161804
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-05-16
[patent_title] => Memory System Having Combined High Density, Low Bandwidth and Low Density, High Bandwidth Memories
[patent_app_type] => utility
[patent_app_number] => 18/515649
[patent_app_country] => US
[patent_app_date] => 2023-11-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5323
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18515649
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/515649 | Memory system having combined high density, low bandwidth and low density, high bandwidth memories | Nov 20, 2023 | Issued |