
James J. Bell
Examiner (ID: 12275)
| Most Active Art Unit | 1504 |
| Art Unit(s) | 1504, 1314, 1754, 2899, 1771 |
| Total Applications | 2528 |
| Issued Applications | 2272 |
| Pending Applications | 36 |
| Abandoned Applications | 220 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 19484261
[patent_doc_number] => 20240332303
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-03
[patent_title] => SEMICONDUCTOR DEVICE AND MANUFACTURE THEREOF
[patent_app_type] => utility
[patent_app_number] => 18/735302
[patent_app_country] => US
[patent_app_date] => 2024-06-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4375
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18735302
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/735302 | SEMICONDUCTOR DEVICE AND MANUFACTURE THEREOF | Jun 5, 2024 | Pending |
Array
(
[id] => 19468284
[patent_doc_number] => 20240321954
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-09-26
[patent_title] => SEMICONDUCTOR DEVICE WITH AIR-VOID IN SPACER
[patent_app_type] => utility
[patent_app_number] => 18/731996
[patent_app_country] => US
[patent_app_date] => 2024-06-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7473
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 60
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18731996
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/731996 | SEMICONDUCTOR DEVICE WITH AIR-VOID IN SPACER | Jun 2, 2024 | Pending |
Array
(
[id] => 19484380
[patent_doc_number] => 20240332422
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-03
[patent_title] => SEMICONDUCTOR DEVICES AND METHODS OF MANUFACTURING THEREOF
[patent_app_type] => utility
[patent_app_number] => 18/732022
[patent_app_country] => US
[patent_app_date] => 2024-06-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9257
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 90
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18732022
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/732022 | Semiconductor devices and methods of manufacturing thereof | Jun 2, 2024 | Issued |
Array
(
[id] => 19452944
[patent_doc_number] => 20240313074
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-09-19
[patent_title] => WORK FUNCTION METAL GATE DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/671941
[patent_app_country] => US
[patent_app_date] => 2024-05-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4088
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 81
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18671941
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/671941 | Work function metal gate device | May 21, 2024 | Issued |
Array
(
[id] => 20347620
[patent_doc_number] => 12471358
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-11-11
[patent_title] => Semiconductor structure and method of manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 18/670753
[patent_app_country] => US
[patent_app_date] => 2024-05-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 23
[patent_no_of_words] => 1117
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 73
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18670753
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/670753 | Semiconductor structure and method of manufacturing the same | May 21, 2024 | Issued |
Array
(
[id] => 19436130
[patent_doc_number] => 20240304628
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-09-12
[patent_title] => METHODS OF FORMING SEMICONDUCTOR DEVICES
[patent_app_type] => utility
[patent_app_number] => 18/657175
[patent_app_country] => US
[patent_app_date] => 2024-05-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11957
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18657175
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/657175 | Methods of forming semiconductor devices | May 6, 2024 | Issued |
Array
(
[id] => 19605055
[patent_doc_number] => 20240395935
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-11-28
[patent_title] => Structure and Method for FinFET Device with Asymmetric Contact
[patent_app_type] => utility
[patent_app_number] => 18/656133
[patent_app_country] => US
[patent_app_date] => 2024-05-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6322
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 87
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18656133
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/656133 | Structure and Method for FinFET Device with Asymmetric Contact | May 5, 2024 | Pending |
Array
(
[id] => 20229321
[patent_doc_number] => 12417977
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-09-16
[patent_title] => Semiconductor device and method of fabricating same
[patent_app_type] => utility
[patent_app_number] => 18/652628
[patent_app_country] => US
[patent_app_date] => 2024-05-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 26
[patent_no_of_words] => 3218
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 170
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18652628
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/652628 | Semiconductor device and method of fabricating same | Apr 30, 2024 | Issued |
Array
(
[id] => 20119655
[patent_doc_number] => 12369394
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-07-22
[patent_title] => Semiconductor device and method of forming same
[patent_app_type] => utility
[patent_app_number] => 18/646277
[patent_app_country] => US
[patent_app_date] => 2024-04-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 32
[patent_no_of_words] => 4706
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 115
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18646277
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/646277 | Semiconductor device and method of forming same | Apr 24, 2024 | Issued |
Array
(
[id] => 19384779
[patent_doc_number] => 20240274649
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-08-15
[patent_title] => METHOD OF MANUFACTURING A SEMICONDUCTOR DEVICE AND A SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/644270
[patent_app_country] => US
[patent_app_date] => 2024-04-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10921
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 98
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18644270
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/644270 | Method of manufacturing a semiconductor device and a semiconductor device | Apr 23, 2024 | Issued |
Array
(
[id] => 19981924
[patent_doc_number] => 12349426
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-07-01
[patent_title] => Source/drain device and method of forming thereof
[patent_app_type] => utility
[patent_app_number] => 18/636490
[patent_app_country] => US
[patent_app_date] => 2024-04-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 36
[patent_figures_cnt] => 48
[patent_no_of_words] => 5958
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 208
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18636490
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/636490 | Source/drain device and method of forming thereof | Apr 15, 2024 | Issued |
Array
(
[id] => 19335692
[patent_doc_number] => 20240250122
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-07-25
[patent_title] => Isolation Structures Of Semiconductor Devices
[patent_app_type] => utility
[patent_app_number] => 18/624386
[patent_app_country] => US
[patent_app_date] => 2024-04-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13946
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 53
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18624386
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/624386 | Isolation structures of semiconductor devices | Apr 1, 2024 | Issued |
Array
(
[id] => 20435958
[patent_doc_number] => 12507429
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-12-23
[patent_title] => Metal gate structures and methods of fabricating the same in field-effect transistors
[patent_app_type] => utility
[patent_app_number] => 18/622230
[patent_app_country] => US
[patent_app_date] => 2024-03-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 22
[patent_no_of_words] => 2292
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 59
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18622230
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/622230 | Metal gate structures and methods of fabricating the same in field-effect transistors | Mar 28, 2024 | Issued |
Array
(
[id] => 19386854
[patent_doc_number] => 20240276724
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-08-15
[patent_title] => SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD OF A SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/614945
[patent_app_country] => US
[patent_app_date] => 2024-03-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11912
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -4
[patent_words_short_claim] => 83
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18614945
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/614945 | Semiconductor device and manufacturing method of a semiconductor device | Mar 24, 2024 | Issued |
Array
(
[id] => 19335691
[patent_doc_number] => 20240250121
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-07-25
[patent_title] => Fill Structures With Air Gaps
[patent_app_type] => utility
[patent_app_number] => 18/595033
[patent_app_country] => US
[patent_app_date] => 2024-03-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7489
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18595033
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/595033 | Fill structures with air gaps | Mar 3, 2024 | Issued |
Array
(
[id] => 19191624
[patent_doc_number] => 20240170537
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-05-23
[patent_title] => SEMICONDUCTOR STRUCTURE WITH EXTENDED CONTACT STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 18/429755
[patent_app_country] => US
[patent_app_date] => 2024-02-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 16796
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 47
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18429755
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/429755 | Semiconductor structure with extended contact structure | Jan 31, 2024 | Issued |
Array
(
[id] => 19269482
[patent_doc_number] => 20240213186
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-06-27
[patent_title] => INTEGRATED FAN-OUT PACKAGE
[patent_app_type] => utility
[patent_app_number] => 18/430568
[patent_app_country] => US
[patent_app_date] => 2024-02-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13507
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 58
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18430568
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/430568 | Integrated fan-out package | Jan 31, 2024 | Issued |
Array
(
[id] => 19981879
[patent_doc_number] => 12349381
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-07-01
[patent_title] => Dielectric isolation structure for multi-gate transistors
[patent_app_type] => utility
[patent_app_number] => 18/426010
[patent_app_country] => US
[patent_app_date] => 2024-01-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 3458
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 149
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18426010
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/426010 | Dielectric isolation structure for multi-gate transistors | Jan 28, 2024 | Issued |
Array
(
[id] => 19221589
[patent_doc_number] => 20240186293
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-06-06
[patent_title] => SEMICONDUCTOR PACKAGE HAVING CHIP STACK
[patent_app_type] => utility
[patent_app_number] => 18/422778
[patent_app_country] => US
[patent_app_date] => 2024-01-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7647
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 171
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18422778
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/422778 | Semiconductor package having chip stack | Jan 24, 2024 | Issued |
Array
(
[id] => 19146447
[patent_doc_number] => 20240145477
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-05-02
[patent_title] => SELF-ALIGNED GATE ENDCAP (SAGE) ARCHITECTURE HAVING GATE CONTACTS
[patent_app_type] => utility
[patent_app_number] => 18/410917
[patent_app_country] => US
[patent_app_date] => 2024-01-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11927
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 141
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18410917
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/410917 | Self-aligned gate endcap (SAGE) architecture having gate contacts | Jan 10, 2024 | Issued |