
Jane T. Fan
Examiner (ID: 1918)
| Most Active Art Unit | 1201 |
| Art Unit(s) | 1625, 1205, 1201, 1203, 1612 |
| Total Applications | 1767 |
| Issued Applications | 1387 |
| Pending Applications | 66 |
| Abandoned Applications | 314 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 19038159
[patent_doc_number] => 20240087974
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-03-14
[patent_title] => SEMICONDUCTOR PACKAGE AND METHOD OF FORMING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/515264
[patent_app_country] => US
[patent_app_date] => 2023-11-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13568
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 255
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18515264
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/515264 | Semiconductor package and method of forming the same | Nov 20, 2023 | Issued |
Array
(
[id] => 20080833
[patent_doc_number] => 12354910
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-07-08
[patent_title] => Bi-layer alloy liner for interconnect metallization and methods of forming the same
[patent_app_type] => utility
[patent_app_number] => 18/507759
[patent_app_country] => US
[patent_app_date] => 2023-11-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 4863
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 130
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18507759
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/507759 | Bi-layer alloy liner for interconnect metallization and methods of forming the same | Nov 12, 2023 | Issued |
Array
(
[id] => 18993050
[patent_doc_number] => 20240065019
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-02-22
[patent_title] => Quantum Dot Light-Emitting Device, Manufacturing Method and Display Device
[patent_app_type] => utility
[patent_app_number] => 18/501065
[patent_app_country] => US
[patent_app_date] => 2023-11-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6767
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 54
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18501065
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/501065 | Quantum dot light-emitting device, manufacturing method and display device | Nov 2, 2023 | Issued |
Array
(
[id] => 20675523
[patent_doc_number] => 12616058
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-04-28
[patent_title] => Multilayer electrical conductors for transfer printing
[patent_app_type] => utility
[patent_app_number] => 18/386728
[patent_app_country] => US
[patent_app_date] => 2023-11-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 16
[patent_no_of_words] => 4408
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 43
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18386728
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/386728 | Multilayer electrical conductors for transfer printing | Nov 2, 2023 | Issued |
Array
(
[id] => 19531900
[patent_doc_number] => 20240355802
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-24
[patent_title] => SEMICONDUCTOR PACKAGE
[patent_app_type] => utility
[patent_app_number] => 18/384912
[patent_app_country] => US
[patent_app_date] => 2023-10-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9016
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 63
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18384912
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/384912 | SEMICONDUCTOR PACKAGE | Oct 29, 2023 | Pending |
Array
(
[id] => 18923214
[patent_doc_number] => 20240026218
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-01-25
[patent_title] => METAL-ASSISTED DELAYED FLUORESCENT MATERIALS AS CO-HOST MATERIALS FOR FLUORESCENT OLEDS
[patent_app_type] => utility
[patent_app_number] => 18/473609
[patent_app_country] => US
[patent_app_date] => 2023-09-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8731
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18473609
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/473609 | Metal-assisted delayed fluorescent materials as co-host materials for fluorescent OLEDs | Sep 24, 2023 | Issued |
Array
(
[id] => 19071420
[patent_doc_number] => 20240105846
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-03-28
[patent_title] => TRANSISTOR STRUCTURE AND FORMATION METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 18/472233
[patent_app_country] => US
[patent_app_date] => 2023-09-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8184
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 101
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18472233
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/472233 | TRANSISTOR STRUCTURE AND FORMATION METHOD THEREOF | Sep 21, 2023 | Pending |
Array
(
[id] => 19500561
[patent_doc_number] => 20240339579
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-10
[patent_title] => LIGHT-EMITTING DIODE PACKAGE STRUCTURE AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 18/472234
[patent_app_country] => US
[patent_app_date] => 2023-09-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3435
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 241
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18472234
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/472234 | LIGHT-EMITTING DIODE PACKAGE STRUCTURE AND MANUFACTURING METHOD THEREOF | Sep 21, 2023 | Pending |
Array
(
[id] => 18898764
[patent_doc_number] => 20240014249
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-01-11
[patent_title] => IMAGE DISPLAY DEVICE AND METHOD FOR MANUFACTURING IMAGE DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/472025
[patent_app_country] => US
[patent_app_date] => 2023-09-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 26472
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -21
[patent_words_short_claim] => 118
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18472025
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/472025 | IMAGE DISPLAY DEVICE AND METHOD FOR MANUFACTURING IMAGE DISPLAY DEVICE | Sep 20, 2023 | Pending |
Array
(
[id] => 19866378
[patent_doc_number] => 20250105164
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-03-27
[patent_title] => LEADFRAME-LESS SEMICONDUCTOR DEVICE ASSEMBLIES WITH DUAL-SIDED COOLING
[patent_app_type] => utility
[patent_app_number] => 18/471703
[patent_app_country] => US
[patent_app_date] => 2023-09-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8569
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 142
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18471703
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/471703 | LEADFRAME-LESS SEMICONDUCTOR DEVICE ASSEMBLIES WITH DUAL-SIDED COOLING | Sep 20, 2023 | Pending |
Array
(
[id] => 19366067
[patent_doc_number] => 20240268101
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-08-08
[patent_title] => SEMICONDUCTOR DEVICE AND A METHOD OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/471900
[patent_app_country] => US
[patent_app_date] => 2023-09-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12417
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18471900
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/471900 | SEMICONDUCTOR DEVICE AND A METHOD OF MANUFACTURING THE SAME | Sep 20, 2023 | Pending |
Array
(
[id] => 19866376
[patent_doc_number] => 20250105162
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-03-27
[patent_title] => Semiconductor Device and Method of Forming Fine-Pitch Interconnection Using Insulating Layer
[patent_app_type] => utility
[patent_app_number] => 18/471960
[patent_app_country] => US
[patent_app_date] => 2023-09-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4160
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -21
[patent_words_short_claim] => 61
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18471960
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/471960 | Semiconductor Device and Method of Forming Fine-Pitch Interconnection Using Insulating Layer | Sep 20, 2023 | Pending |
Array
(
[id] => 19083507
[patent_doc_number] => 20240110308
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-04-04
[patent_title] => SILICON CARBIDE SINGLE CRYSTAL INGOT, SILICON CARBIDE WAFER, AND METHOD FOR MANUFACTURING SILICON CARBIDE SINGLE CRYSTAL
[patent_app_type] => utility
[patent_app_number] => 18/468030
[patent_app_country] => US
[patent_app_date] => 2023-09-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2999
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -3
[patent_words_short_claim] => 48
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18468030
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/468030 | SILICON CARBIDE SINGLE CRYSTAL INGOT, SILICON CARBIDE WAFER, AND METHOD FOR MANUFACTURING SILICON CARBIDE SINGLE CRYSTAL | Sep 14, 2023 | Pending |
Array
(
[id] => 19835778
[patent_doc_number] => 20250087564
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-03-13
[patent_title] => SEMICONDUCTOR PACKAGE WITH LATERALLY CONFINED SUBSTRATE AND METHODS FOR FORMING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/464399
[patent_app_country] => US
[patent_app_date] => 2023-09-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11643
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 51
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18464399
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/464399 | SEMICONDUCTOR PACKAGE WITH LATERALLY CONFINED SUBSTRATE AND METHODS FOR FORMING THE SAME | Sep 10, 2023 | Pending |
Array
(
[id] => 19054846
[patent_doc_number] => 20240096815
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-03-21
[patent_title] => SEMICONDUCTOR PACKAGE
[patent_app_type] => utility
[patent_app_number] => 18/244739
[patent_app_country] => US
[patent_app_date] => 2023-09-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8404
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 65
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18244739
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/244739 | SEMICONDUCTOR PACKAGE | Sep 10, 2023 | Pending |
Array
(
[id] => 18882959
[patent_doc_number] => 20240006328
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-01-04
[patent_title] => INTERPOSER AND SEMICONDUCTOR PACKAGE INCLUDING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/244350
[patent_app_country] => US
[patent_app_date] => 2023-09-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12977
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 148
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18244350
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/244350 | Interposer and semiconductor package including the same | Sep 10, 2023 | Issued |
Array
(
[id] => 19118394
[patent_doc_number] => 20240130144
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-04-18
[patent_title] => SEMICONDUCTOR PACKAGE INCLUDING A THREE-DIMENSIONAL STACKED MEMORY MODULE
[patent_app_type] => utility
[patent_app_number] => 18/244546
[patent_app_country] => US
[patent_app_date] => 2023-09-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7033
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 126
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18244546
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/244546 | SEMICONDUCTOR PACKAGE INCLUDING A THREE-DIMENSIONAL STACKED MEMORY MODULE | Sep 10, 2023 | Pending |
Array
(
[id] => 19821076
[patent_doc_number] => 20250079283
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-03-06
[patent_title] => PACKAGE STRUCTURE AND METHOD OF FABRICATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/461535
[patent_app_country] => US
[patent_app_date] => 2023-09-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9256
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 98
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18461535
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/461535 | PACKAGE STRUCTURE AND METHOD OF FABRICATING THE SAME | Sep 5, 2023 | Pending |
Array
(
[id] => 19054745
[patent_doc_number] => 20240096714
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-03-21
[patent_title] => SEMICONDUCTOR CHIP AND METHOD FOR PRODUCING SEMICONDUCTOR PACKAGE INCLUDING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/462067
[patent_app_country] => US
[patent_app_date] => 2023-09-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6700
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 72
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18462067
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/462067 | SEMICONDUCTOR CHIP AND METHOD FOR PRODUCING SEMICONDUCTOR PACKAGE INCLUDING THE SAME | Sep 5, 2023 | Pending |
Array
(
[id] => 19023588
[patent_doc_number] => 20240079759
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-03-07
[patent_title] => INTEGRATED PACKAGE AND METHOD FOR MAKING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/459046
[patent_app_country] => US
[patent_app_date] => 2023-08-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5520
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 80
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18459046
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/459046 | INTEGRATED PACKAGE AND METHOD FOR MAKING THE SAME | Aug 30, 2023 | Pending |