
Jane T. Fan
Examiner (ID: 10329)
| Most Active Art Unit | 1201 |
| Art Unit(s) | 1612, 1205, 1201, 1625, 1203 |
| Total Applications | 1767 |
| Issued Applications | 1387 |
| Pending Applications | 66 |
| Abandoned Applications | 314 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 18548193
[patent_doc_number] => 11721552
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-08-08
[patent_title] => Semiconductor device
[patent_app_type] => utility
[patent_app_number] => 17/561989
[patent_app_country] => US
[patent_app_date] => 2021-12-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 10
[patent_no_of_words] => 5412
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 124
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17561989
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/561989 | Semiconductor device | Dec 25, 2021 | Issued |
Array
(
[id] => 18983586
[patent_doc_number] => 11908775
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-02-20
[patent_title] => Semiconductor device
[patent_app_type] => utility
[patent_app_number] => 17/645472
[patent_app_country] => US
[patent_app_date] => 2021-12-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 28
[patent_figures_cnt] => 28
[patent_no_of_words] => 14650
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 162
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17645472
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/645472 | Semiconductor device | Dec 21, 2021 | Issued |
Array
(
[id] => 19958569
[patent_doc_number] => 12329000
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-06-10
[patent_title] => Transparent display device
[patent_app_type] => utility
[patent_app_number] => 17/550579
[patent_app_country] => US
[patent_app_date] => 2021-12-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 11
[patent_no_of_words] => 9523
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 117
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17550579
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/550579 | Transparent display device | Dec 13, 2021 | Issued |
Array
(
[id] => 18387277
[patent_doc_number] => 11658070
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-05-23
[patent_title] => Method of forming semiconductor structure
[patent_app_type] => utility
[patent_app_number] => 17/643182
[patent_app_country] => US
[patent_app_date] => 2021-12-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 4488
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 182
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17643182
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/643182 | Method of forming semiconductor structure | Dec 7, 2021 | Issued |
Array
(
[id] => 18494215
[patent_doc_number] => 11699636
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-07-11
[patent_title] => Stacked integrated circuit devices
[patent_app_type] => utility
[patent_app_number] => 17/540303
[patent_app_country] => US
[patent_app_date] => 2021-12-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 7309
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 201
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17540303
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/540303 | Stacked integrated circuit devices | Dec 1, 2021 | Issued |
Array
(
[id] => 20082730
[patent_doc_number] => 12356832
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-07-08
[patent_title] => Organic light-emitting diode display panel and electronic device
[patent_app_type] => utility
[patent_app_number] => 17/621928
[patent_app_country] => US
[patent_app_date] => 2021-11-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 9
[patent_no_of_words] => 0
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 169
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17621928
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/621928 | Organic light-emitting diode display panel and electronic device | Nov 22, 2021 | Issued |
Array
(
[id] => 18721526
[patent_doc_number] => 11798883
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-10-24
[patent_title] => Semiconductor device and method of fabricating the same
[patent_app_type] => utility
[patent_app_number] => 17/527230
[patent_app_country] => US
[patent_app_date] => 2021-11-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 20
[patent_no_of_words] => 14442
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 181
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17527230
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/527230 | Semiconductor device and method of fabricating the same | Nov 15, 2021 | Issued |
Array
(
[id] => 18112937
[patent_doc_number] => 20230005817
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-01-05
[patent_title] => METHOD OF MANUFACTURING A SEMICONDUCTOR DEVICE AND A SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/454877
[patent_app_country] => US
[patent_app_date] => 2021-11-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6660
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 102
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17454877
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/454877 | Method of manufacturing a semiconductor device and a semiconductor device | Nov 14, 2021 | Issued |
Array
(
[id] => 17486256
[patent_doc_number] => 20220093760
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-03-24
[patent_title] => METHOD FOR PREPARING SEMICONDUCTOR STRUCTURE HAVING BURIED GATE ELECTRODE WITH PROTRUDING MEMBER
[patent_app_type] => utility
[patent_app_number] => 17/526125
[patent_app_country] => US
[patent_app_date] => 2021-11-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7602
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -6
[patent_words_short_claim] => 153
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17526125
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/526125 | Method for preparing semiconductor structure having buried gate electrode with protruding member | Nov 14, 2021 | Issued |
Array
(
[id] => 18190836
[patent_doc_number] => 11581440
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-02-14
[patent_title] => Transistor and semiconductor device
[patent_app_type] => utility
[patent_app_number] => 17/524838
[patent_app_country] => US
[patent_app_date] => 2021-11-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 46
[patent_no_of_words] => 25000
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 204
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17524838
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/524838 | Transistor and semiconductor device | Nov 11, 2021 | Issued |
Array
(
[id] => 17448303
[patent_doc_number] => 20220068808
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-03-03
[patent_title] => WIRING SUBSTRATE AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 17/524318
[patent_app_country] => US
[patent_app_date] => 2021-11-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11304
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -6
[patent_words_short_claim] => 162
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17524318
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/524318 | Wiring substrate and manufacturing method thereof | Nov 10, 2021 | Issued |
Array
(
[id] => 17448202
[patent_doc_number] => 20220068707
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-03-03
[patent_title] => PLUG & TRENCH ARCHITECTURES FOR INTEGRATED CIRCUITS & METHODS OF MANUFACTURE
[patent_app_type] => utility
[patent_app_number] => 17/521753
[patent_app_country] => US
[patent_app_date] => 2021-11-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9520
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17521753
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/521753 | Plug and trench architectures for integrated circuits and methods of manufacture | Nov 7, 2021 | Issued |
Array
(
[id] => 17431691
[patent_doc_number] => 20220059400
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-02-24
[patent_title] => INTEGRATED CIRCUIT STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 17/520969
[patent_app_country] => US
[patent_app_date] => 2021-11-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6648
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -5
[patent_words_short_claim] => 76
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17520969
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/520969 | Integrated circuit structure | Nov 7, 2021 | Issued |
Array
(
[id] => 17795592
[patent_doc_number] => 20220254684
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-08-11
[patent_title] => CONTACT STRUCTURES IN SEMICONDUCTOR DEVICES
[patent_app_type] => utility
[patent_app_number] => 17/519242
[patent_app_country] => US
[patent_app_date] => 2021-11-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7641
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 117
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17519242
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/519242 | Contact structures in semiconductor devices | Nov 3, 2021 | Issued |
Array
(
[id] => 19356914
[patent_doc_number] => 12057371
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-08-06
[patent_title] => Semiconductor device with early buried power rail (BPR) and backside power distribution network (BSPDN)
[patent_app_type] => utility
[patent_app_number] => 17/511486
[patent_app_country] => US
[patent_app_date] => 2021-10-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 21
[patent_no_of_words] => 7458
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 133
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17511486
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/511486 | Semiconductor device with early buried power rail (BPR) and backside power distribution network (BSPDN) | Oct 25, 2021 | Issued |
Array
(
[id] => 18840177
[patent_doc_number] => 11848256
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-12-19
[patent_title] => Semiconductor package having die pad with cooling fins
[patent_app_type] => utility
[patent_app_number] => 17/510079
[patent_app_country] => US
[patent_app_date] => 2021-10-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 16
[patent_no_of_words] => 4236
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 117
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17510079
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/510079 | Semiconductor package having die pad with cooling fins | Oct 24, 2021 | Issued |
Array
(
[id] => 17551778
[patent_doc_number] => 20220123120
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-04-21
[patent_title] => Thin Film Transistor Array Substrate and Electronic Device Including the Same
[patent_app_type] => utility
[patent_app_number] => 17/505115
[patent_app_country] => US
[patent_app_date] => 2021-10-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 16898
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -29
[patent_words_short_claim] => 64
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17505115
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/505115 | Thin film transistor array substrate and electronic device including the same | Oct 18, 2021 | Issued |
Array
(
[id] => 17417263
[patent_doc_number] => 20220052167
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-02-17
[patent_title] => Method for Forming Source/Drain Contacts Utilizing an Inhibitor
[patent_app_type] => utility
[patent_app_number] => 17/504259
[patent_app_country] => US
[patent_app_date] => 2021-10-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8717
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 78
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17504259
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/504259 | Method for forming source/drain contacts utilizing an inhibitor | Oct 17, 2021 | Issued |
Array
(
[id] => 17389629
[patent_doc_number] => 20220037481
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-02-03
[patent_title] => Semiconductor Structure and its Fabricating Method
[patent_app_type] => utility
[patent_app_number] => 17/500089
[patent_app_country] => US
[patent_app_date] => 2021-10-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5068
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 47
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17500089
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/500089 | Semiconductor structure and its fabricating method | Oct 12, 2021 | Issued |
Array
(
[id] => 19859740
[patent_doc_number] => 12262618
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-03-25
[patent_title] => Flexible display device
[patent_app_type] => utility
[patent_app_number] => 17/607507
[patent_app_country] => US
[patent_app_date] => 2021-10-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 3441
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 108
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17607507
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/607507 | Flexible display device | Oct 11, 2021 | Issued |