
Jared Ian Rutz
Supervisory Patent Examiner (ID: 17554, Phone: (571)272-5535 , Office: P/2133 )
| Most Active Art Unit | 2187 |
| Art Unit(s) | 2187, 2135, 2133 |
| Total Applications | 485 |
| Issued Applications | 375 |
| Pending Applications | 34 |
| Abandoned Applications | 82 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 18755723
[patent_doc_number] => 20230359167
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-11-09
[patent_title] => REMNANT PROCESSING
[patent_app_type] => utility
[patent_app_number] => 18/142828
[patent_app_country] => US
[patent_app_date] => 2023-05-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5806
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -24
[patent_words_short_claim] => 70
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18142828
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/142828 | REMNANT PROCESSING | May 2, 2023 | Pending |
Array
(
[id] => 20790008
[patent_doc_number] => 12663923
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-06-23
[patent_title] => Identification of random-access pages and mitigation of their impact on compressible computer memories
[patent_app_type] => utility
[patent_app_number] => 18/836561
[patent_app_country] => US
[patent_app_date] => 2023-02-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 19
[patent_no_of_words] => 8377
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 144
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18836561
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/836561 | Identification of random-access pages and mitigation of their impact on compressible computer memories | Feb 14, 2023 | Issued |
Array
(
[id] => 20647218
[patent_doc_number] => 12602161
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-04-14
[patent_title] => Accelerated read, modify, write operations
[patent_app_type] => utility
[patent_app_number] => 17/990013
[patent_app_country] => US
[patent_app_date] => 2022-11-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 7
[patent_no_of_words] => 0
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 119
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17990013
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/990013 | Accelerated read, modify, write operations | Nov 17, 2022 | Issued |
Array
(
[id] => 19660646
[patent_doc_number] => 20240427711
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-12-26
[patent_title] => DATA PROCESSING METHOD, COMPUTER DEVICE, AND READABLE STORAGE MEDIUM
[patent_app_type] => utility
[patent_app_number] => 18/577149
[patent_app_country] => US
[patent_app_date] => 2022-08-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6199
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18577149
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/577149 | Method for adjusting micro control unit latency for data processing | Aug 1, 2022 | Issued |
Array
(
[id] => 18677685
[patent_doc_number] => 20230315331
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-10-05
[patent_title] => METHOD AND APPARATUS TO IMPLEMENT AN INTEGRATED CIRCUIT INCLUDING BOTH DYNAMIC RANDOM-ACCESS MEMORY (DRAM) AND STATIC RANDOM-ACCESS MEMORY (SRAM)
[patent_app_type] => utility
[patent_app_number] => 17/711394
[patent_app_country] => US
[patent_app_date] => 2022-04-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 15575
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 85
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17711394
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/711394 | Method and apparatus to implement an integrated circuit including both dynamic random-access memory (DRAM) and static random-access memory (SRAM) | Mar 31, 2022 | Issued |
Array
(
[id] => 20595000
[patent_doc_number] => 12578715
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-03-17
[patent_title] => Apparatus, method, and system for wide to short range wireless communication conversion
[patent_app_type] => utility
[patent_app_number] => 18/037434
[patent_app_country] => US
[patent_app_date] => 2021-10-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 14
[patent_no_of_words] => 2757
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 303
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18037434
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/037434 | Apparatus, method, and system for wide to short range wireless communication conversion | Oct 28, 2021 | Issued |
Array
(
[id] => 18308820
[patent_doc_number] => 20230112720
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-04-13
[patent_title] => HARDWARE SYSTEM FOR AUTOMATIC DIRECT MEMORY ACCESS DATA FORMATTING
[patent_app_type] => utility
[patent_app_number] => 17/499522
[patent_app_country] => US
[patent_app_date] => 2021-10-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4550
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17499522
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/499522 | HARDWARE SYSTEM FOR AUTOMATIC DIRECT MEMORY ACCESS DATA FORMATTING | Oct 11, 2021 | Pending |
Array
(
[id] => 14188813
[patent_doc_number] => 20190114112
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-04-18
[patent_title] => DATA STORAGE MANAGEMENT METHOD AND DATA STORAGE SYSTEM WITH NAMESPACE PLANNING
[patent_app_type] => utility
[patent_app_number] => 16/157280
[patent_app_country] => US
[patent_app_date] => 2018-10-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3194
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -5
[patent_words_short_claim] => 106
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16157280
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/157280 | DATA STORAGE MANAGEMENT METHOD AND DATA STORAGE SYSTEM WITH NAMESPACE PLANNING | Oct 10, 2018 | Abandoned |
Array
(
[id] => 12513435
[patent_doc_number] => 10001942
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2018-06-19
[patent_title] => Asynchronous semi-inline deduplication
[patent_app_type] => utility
[patent_app_number] => 15/386544
[patent_app_country] => US
[patent_app_date] => 2016-12-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 8997
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 176
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15386544
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/386544 | Asynchronous semi-inline deduplication | Dec 20, 2016 | Issued |
Array
(
[id] => 13130071
[patent_doc_number] => 10082966
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2018-09-25
[patent_title] => Electronic storage device
[patent_app_type] => utility
[patent_app_number] => 15/269967
[patent_app_country] => US
[patent_app_date] => 2016-09-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 12
[patent_no_of_words] => 9153
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 123
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15269967
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/269967 | Electronic storage device | Sep 18, 2016 | Issued |
Array
(
[id] => 11049754
[patent_doc_number] => 20160246712
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-08-25
[patent_title] => 'INDIRECTION DATA STRUCTURES IMPLEMENTED AS RECONFIGURABLE HARDWARE'
[patent_app_type] => utility
[patent_app_number] => 14/631117
[patent_app_country] => US
[patent_app_date] => 2015-02-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3720
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14631117
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/631117 | INDIRECTION DATA STRUCTURES IMPLEMENTED AS RECONFIGURABLE HARDWARE | Feb 24, 2015 | Abandoned |
Array
(
[id] => 10210581
[patent_doc_number] => 20150095572
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-04-02
[patent_title] => 'STORAGE CONTROL APPARATUS AND STORAGE CONTROL METHOD'
[patent_app_type] => utility
[patent_app_number] => 14/565491
[patent_app_country] => US
[patent_app_date] => 2014-12-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 22
[patent_no_of_words] => 16583
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14565491
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/565491 | STORAGE CONTROL APPARATUS AND STORAGE CONTROL METHOD | Dec 9, 2014 | Abandoned |
Array
(
[id] => 10164381
[patent_doc_number] => 09195604
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-11-24
[patent_title] => 'Dynamic memory cache size adjustment in a memory device'
[patent_app_type] => utility
[patent_app_number] => 14/510179
[patent_app_country] => US
[patent_app_date] => 2014-10-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 3754
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 93
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14510179
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/510179 | Dynamic memory cache size adjustment in a memory device | Oct 8, 2014 | Issued |
Array
(
[id] => 9673317
[patent_doc_number] => 20140237179
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-08-21
[patent_title] => 'INFORMATION SYSTEM AND DATA TRANSFER METHOD OF INFORMATION SYSTEM'
[patent_app_type] => utility
[patent_app_number] => 14/261496
[patent_app_country] => US
[patent_app_date] => 2014-04-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 37
[patent_figures_cnt] => 37
[patent_no_of_words] => 34435
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14261496
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/261496 | INFORMATION SYSTEM AND DATA TRANSFER METHOD OF INFORMATION SYSTEM | Apr 24, 2014 | Abandoned |
Array
(
[id] => 9458497
[patent_doc_number] => 08719521
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2014-05-06
[patent_title] => 'Crash-tolerant incremental change tracking between backups of a source storage'
[patent_app_type] => utility
[patent_app_number] => 14/063046
[patent_app_country] => US
[patent_app_date] => 2013-10-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 11976
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 141
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14063046
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/063046 | Crash-tolerant incremental change tracking between backups of a source storage | Oct 24, 2013 | Issued |
Array
(
[id] => 9224907
[patent_doc_number] => 20140019682
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-01-16
[patent_title] => 'SAVING LOG DATA USING A DISK SYSTEM AS PRIMARY CACHE AND A TAPE LIBRARY AS SECONDARY CACHE'
[patent_app_type] => utility
[patent_app_number] => 14/029435
[patent_app_country] => US
[patent_app_date] => 2013-09-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 6757
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14029435
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/029435 | Saving log data using a disk system as primary cache and a tape library as secondary cache | Sep 16, 2013 | Issued |
Array
(
[id] => 9056775
[patent_doc_number] => 20130254489
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-09-26
[patent_title] => 'SYSTEMS AND METHODS FOR CACHE LINE REPLACEMENT'
[patent_app_type] => utility
[patent_app_number] => 13/894545
[patent_app_country] => US
[patent_app_date] => 2013-05-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 6707
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13894545
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/894545 | Systems and methods for cache line replacement | May 14, 2013 | Issued |
Array
(
[id] => 9036234
[patent_doc_number] => 20130238872
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-09-12
[patent_title] => 'SNAPSHOT STORAGE AND MANAGEMENT SYSTEM WITH INDEXING AND USER INTERFACE'
[patent_app_type] => utility
[patent_app_number] => 13/873085
[patent_app_country] => US
[patent_app_date] => 2013-04-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 12026
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13873085
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/873085 | Snapshot storage and management system with indexing and user interface | Apr 28, 2013 | Issued |
Array
(
[id] => 9765771
[patent_doc_number] => 08850119
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-09-30
[patent_title] => 'Operating memory with specified cache address'
[patent_app_type] => utility
[patent_app_number] => 13/867897
[patent_app_country] => US
[patent_app_date] => 2013-04-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 11
[patent_no_of_words] => 7963
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13867897
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/867897 | Operating memory with specified cache address | Apr 21, 2013 | Issued |
Array
(
[id] => 9017352
[patent_doc_number] => 20130232316
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-09-05
[patent_title] => 'MAINTAINING PROCESSOR RESOURCES DURING ARCHITECTURAL EVENS'
[patent_app_type] => utility
[patent_app_number] => 13/843601
[patent_app_country] => US
[patent_app_date] => 2013-03-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 5006
[patent_no_of_claims] => 1
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13843601
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/843601 | Maintaining processor resources during architectural evens | Mar 14, 2013 | Issued |