
Jarrett J. Stark
Examiner (ID: 14467, Phone: (571)272-6005 , Office: P/2823 )
| Most Active Art Unit | 2823 |
| Art Unit(s) | 2898, 2823, 2822 |
| Total Applications | 1751 |
| Issued Applications | 1172 |
| Pending Applications | 156 |
| Abandoned Applications | 451 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 17174290
[patent_doc_number] => 20210327961
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-10-21
[patent_title] => IMAGING ELEMENT, STACKED IMAGING ELEMENT, AND SOLID-STATE IMAGING DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/250717
[patent_app_country] => US
[patent_app_date] => 2019-08-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 43745
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 115
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17250717
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/250717 | Imaging element, stacked imaging element, and solid-state imaging device | Aug 29, 2019 | Issued |
Array
(
[id] => 15625387
[patent_doc_number] => 20200083098
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-03-12
[patent_title] => Embedding Method and Processing System
[patent_app_type] => utility
[patent_app_number] => 16/556977
[patent_app_country] => US
[patent_app_date] => 2019-08-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6959
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -11
[patent_words_short_claim] => 52
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16556977
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/556977 | Embedding Method and Processing System | Aug 29, 2019 | Abandoned |
Array
(
[id] => 16677308
[patent_doc_number] => 20210066074
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-03-04
[patent_title] => Method for Processing a Workpiece
[patent_app_type] => utility
[patent_app_number] => 16/556938
[patent_app_country] => US
[patent_app_date] => 2019-08-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5331
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16556938
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/556938 | Method for processing a workpiece | Aug 29, 2019 | Issued |
Array
(
[id] => 17772345
[patent_doc_number] => 11404296
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-08-02
[patent_title] => Method and apparatus for measuring placement of a substrate on a heater pedestal
[patent_app_type] => utility
[patent_app_number] => 16/545824
[patent_app_country] => US
[patent_app_date] => 2019-08-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 11
[patent_no_of_words] => 4799
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 190
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16545824
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/545824 | Method and apparatus for measuring placement of a substrate on a heater pedestal | Aug 19, 2019 | Issued |
Array
(
[id] => 15218239
[patent_doc_number] => 20190371806
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-12-05
[patent_title] => EMBEDDED SONOS WITH A HIGH-K METAL GATE AND MANUFACTURING METHODS OF THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/541765
[patent_app_country] => US
[patent_app_date] => 2019-08-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 17319
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => 0
[patent_words_short_claim] => 88
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16541765
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/541765 | Embedded sonos with a high-K metal gate and manufacturing methods of the same | Aug 14, 2019 | Issued |
Array
(
[id] => 15597939
[patent_doc_number] => 20200075504
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-03-05
[patent_title] => SYSTEMS, DEVICES AND METHODS RELATED TO SHIELDED MODULES
[patent_app_type] => utility
[patent_app_number] => 16/540207
[patent_app_country] => US
[patent_app_date] => 2019-08-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9358
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => 0
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16540207
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/540207 | SYSTEMS, DEVICES AND METHODS RELATED TO SHIELDED MODULES | Aug 13, 2019 | Abandoned |
Array
(
[id] => 15218427
[patent_doc_number] => 20190371900
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-12-05
[patent_title] => VERTICAL FIN-TYPE BIPOLAR JUNCTION TRANSISTOR WITH SELF-ALIGNED BASE CONTACT
[patent_app_type] => utility
[patent_app_number] => 16/536951
[patent_app_country] => US
[patent_app_date] => 2019-08-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5452
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 114
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16536951
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/536951 | Vertical fin-type bipolar junction transistor with self-aligned base contact | Aug 8, 2019 | Issued |
Array
(
[id] => 15093129
[patent_doc_number] => 20190341376
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-11-07
[patent_title] => Integrated Circuit Package and Methods of Forming Same
[patent_app_type] => utility
[patent_app_number] => 16/511471
[patent_app_country] => US
[patent_app_date] => 2019-07-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5352
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 117
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16511471
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/511471 | Integrated circuit package and methods of forming same | Jul 14, 2019 | Issued |
Array
(
[id] => 15045763
[patent_doc_number] => 20190333886
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-10-31
[patent_title] => INTERCONNECT STRUCTURE FOR A MICROELECTRONIC DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/505307
[patent_app_country] => US
[patent_app_date] => 2019-07-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8232
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 25
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16505307
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/505307 | INTERCONNECT STRUCTURE FOR A MICROELECTRONIC DEVICE | Jul 7, 2019 | Abandoned |
Array
(
[id] => 17310219
[patent_doc_number] => 11211346
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-12-28
[patent_title] => Semiconductor device and method of manufacture
[patent_app_type] => utility
[patent_app_number] => 16/459083
[patent_app_country] => US
[patent_app_date] => 2019-07-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 12
[patent_no_of_words] => 6690
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 116
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16459083
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/459083 | Semiconductor device and method of manufacture | Jun 30, 2019 | Issued |
Array
(
[id] => 16835431
[patent_doc_number] => 11011693
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-05-18
[patent_title] => Integrated quantum circuit assemblies for cooling apparatus
[patent_app_type] => utility
[patent_app_number] => 16/450396
[patent_app_country] => US
[patent_app_date] => 2019-06-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 24
[patent_no_of_words] => 22706
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 86
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16450396
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/450396 | Integrated quantum circuit assemblies for cooling apparatus | Jun 23, 2019 | Issued |
Array
(
[id] => 16746526
[patent_doc_number] => 10971529
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-04-06
[patent_title] => Electronic device and manufacturing method of the same
[patent_app_type] => utility
[patent_app_number] => 16/449929
[patent_app_country] => US
[patent_app_date] => 2019-06-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 19
[patent_no_of_words] => 9618
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 187
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16449929
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/449929 | Electronic device and manufacturing method of the same | Jun 23, 2019 | Issued |
Array
(
[id] => 14934223
[patent_doc_number] => 20190302749
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-10-03
[patent_title] => SECURE MODELS FOR MODEL-BASED CONTROL AND OPTIMIZATION
[patent_app_type] => utility
[patent_app_number] => 16/447659
[patent_app_country] => US
[patent_app_date] => 2019-06-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 17859
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 151
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16447659
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/447659 | Secure models for model-based control and optimization | Jun 19, 2019 | Issued |
Array
(
[id] => 15300539
[patent_doc_number] => 20190393405
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-12-26
[patent_title] => ULTRASONIC PROBE AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 16/445788
[patent_app_country] => US
[patent_app_date] => 2019-06-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8328
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 49
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16445788
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/445788 | ULTRASONIC PROBE AND MANUFACTURING METHOD THEREOF | Jun 18, 2019 | Abandoned |
Array
(
[id] => 15274925
[patent_doc_number] => 20190386197
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-12-19
[patent_title] => METHOD FOR FABRICATION OF A HTS COATED TAPE
[patent_app_type] => utility
[patent_app_number] => 16/444238
[patent_app_country] => US
[patent_app_date] => 2019-06-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7213
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 74
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16444238
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/444238 | METHOD FOR FABRICATION OF A HTS COATED TAPE | Jun 17, 2019 | Abandoned |
Array
(
[id] => 14969019
[patent_doc_number] => 20190311988
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-10-10
[patent_title] => Method of Forming Semiconductor Packages Having Through Package Vias
[patent_app_type] => utility
[patent_app_number] => 16/443377
[patent_app_country] => US
[patent_app_date] => 2019-06-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6419
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 62
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16443377
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/443377 | Method of forming semiconductor packages having through package vias | Jun 16, 2019 | Issued |
Array
(
[id] => 15260013
[patent_doc_number] => 20190378740
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-12-12
[patent_title] => TEACHING APPARATUS AND TEACHING METHOD FOR SUBSTRATE TRANSFER SYSTEM
[patent_app_type] => utility
[patent_app_number] => 16/438295
[patent_app_country] => US
[patent_app_date] => 2019-06-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9077
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 78
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16438295
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/438295 | TEACHING APPARATUS AND TEACHING METHOD FOR SUBSTRATE TRANSFER SYSTEM | Jun 10, 2019 | Abandoned |
Array
(
[id] => 16508523
[patent_doc_number] => 20200387779
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-12-10
[patent_title] => NEUROMORPHIC DEVICE WITH OXYGEN SCAVENGING GATE
[patent_app_type] => utility
[patent_app_number] => 16/435850
[patent_app_country] => US
[patent_app_date] => 2019-06-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10739
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16435850
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/435850 | Neuromorphic device with oxygen scavenging gate | Jun 9, 2019 | Issued |
Array
(
[id] => 19108748
[patent_doc_number] => 11961862
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-04-16
[patent_title] => Solid-state imaging element and electronic apparatus
[patent_app_type] => utility
[patent_app_number] => 17/258213
[patent_app_country] => US
[patent_app_date] => 2019-06-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 26
[patent_figures_cnt] => 39
[patent_no_of_words] => 13570
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 175
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17258213
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/258213 | Solid-state imaging element and electronic apparatus | Jun 2, 2019 | Issued |
Array
(
[id] => 19168470
[patent_doc_number] => 11984383
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-05-14
[patent_title] => Semiconductor device
[patent_app_type] => utility
[patent_app_number] => 17/436954
[patent_app_country] => US
[patent_app_date] => 2019-05-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4404
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 221
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17436954
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/436954 | Semiconductor device | May 29, 2019 | Issued |