
Jarrett J. Stark
Examiner (ID: 17129, Phone: (571)272-6005 , Office: P/2823 )
| Most Active Art Unit | 2823 |
| Art Unit(s) | 2822, 2898, 2823 |
| Total Applications | 1743 |
| Issued Applications | 1170 |
| Pending Applications | 151 |
| Abandoned Applications | 450 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 15218377
[patent_doc_number] => 20190371875
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-12-05
[patent_title] => DISPLAY SUBSTRATE AND PREPARATION METHOD THEREOF, DISPLAY PANEL, AND DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/245341
[patent_app_country] => US
[patent_app_date] => 2019-01-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10168
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 106
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16245341
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/245341 | Display substrate and preparation method thereof, display panel, and display device | Jan 10, 2019 | Issued |
Array
(
[id] => 16372477
[patent_doc_number] => 10804243
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-10-13
[patent_title] => Dual-sided memory module with channels aligned in opposition
[patent_app_type] => utility
[patent_app_number] => 16/243563
[patent_app_country] => US
[patent_app_date] => 2019-01-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 20
[patent_no_of_words] => 7133
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 177
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16243563
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/243563 | Dual-sided memory module with channels aligned in opposition | Jan 8, 2019 | Issued |
Array
(
[id] => 14573663
[patent_doc_number] => 20190214439
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-07-11
[patent_title] => DISPLAY APPARATUS AND IMAGING APPARATUS
[patent_app_type] => utility
[patent_app_number] => 16/242272
[patent_app_country] => US
[patent_app_date] => 2019-01-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5367
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 90
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16242272
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/242272 | Display apparatus and imaging apparatus | Jan 7, 2019 | Issued |
Array
(
[id] => 16233965
[patent_doc_number] => 10741529
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-08-11
[patent_title] => Semiconductor packages
[patent_app_type] => utility
[patent_app_number] => 16/237292
[patent_app_country] => US
[patent_app_date] => 2018-12-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 24
[patent_no_of_words] => 11492
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 181
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16237292
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/237292 | Semiconductor packages | Dec 30, 2018 | Issued |
Array
(
[id] => 14238141
[patent_doc_number] => 20190131243
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-05-02
[patent_title] => INTEGRATED FAN-OUT PACKAGE AND METHOD OF FABRICATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/234620
[patent_app_country] => US
[patent_app_date] => 2018-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4754
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 133
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16234620
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/234620 | Integrated fan-out package and method of fabricating the same | Dec 27, 2018 | Issued |
Array
(
[id] => 18156113
[patent_doc_number] => 11569104
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-01-31
[patent_title] => Substrate processing apparatus and substrate processing method
[patent_app_type] => utility
[patent_app_number] => 16/979194
[patent_app_country] => US
[patent_app_date] => 2018-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 14470
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 230
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16979194
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/979194 | Substrate processing apparatus and substrate processing method | Dec 27, 2018 | Issued |
Array
(
[id] => 14631639
[patent_doc_number] => 20190229190
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-07-25
[patent_title] => GALLIUM NITRIDE MATERIALS AND METHODS
[patent_app_type] => utility
[patent_app_number] => 16/231225
[patent_app_country] => US
[patent_app_date] => 2018-12-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6643
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 29
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16231225
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/231225 | GALLIUM NITRIDE MATERIALS AND METHODS | Dec 20, 2018 | Abandoned |
Array
(
[id] => 14631639
[patent_doc_number] => 20190229190
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-07-25
[patent_title] => GALLIUM NITRIDE MATERIALS AND METHODS
[patent_app_type] => utility
[patent_app_number] => 16/231225
[patent_app_country] => US
[patent_app_date] => 2018-12-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6643
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 29
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16231225
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/231225 | GALLIUM NITRIDE MATERIALS AND METHODS | Dec 20, 2018 | Abandoned |
Array
(
[id] => 17758264
[patent_doc_number] => 11398563
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-07-26
[patent_title] => Semiconductor device and method for manufacturing semiconductor device
[patent_app_type] => utility
[patent_app_number] => 16/225186
[patent_app_country] => US
[patent_app_date] => 2018-12-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 9
[patent_no_of_words] => 4746
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 251
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16225186
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/225186 | Semiconductor device and method for manufacturing semiconductor device | Dec 18, 2018 | Issued |
Array
(
[id] => 20204100
[patent_doc_number] => 12406883
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-09-02
[patent_title] => Contact hole
[patent_app_type] => utility
[patent_app_number] => 16/225423
[patent_app_country] => US
[patent_app_date] => 2018-12-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 10
[patent_no_of_words] => 1093
[patent_no_of_claims] => 31
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 283
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16225423
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/225423 | Contact hole | Dec 18, 2018 | Issued |
Array
(
[id] => 16342152
[patent_doc_number] => 20200306802
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-10-01
[patent_title] => SURFACE TREATMENT METHOD AND SURFACE TREATMENT APPARATUS
[patent_app_type] => utility
[patent_app_number] => 16/754996
[patent_app_country] => US
[patent_app_date] => 2018-12-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4045
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -6
[patent_words_short_claim] => 58
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16754996
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/754996 | SURFACE TREATMENT METHOD AND SURFACE TREATMENT APPARATUS | Dec 16, 2018 | Abandoned |
Array
(
[id] => 16081107
[patent_doc_number] => 20200194540
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-06-18
[patent_title] => RECOILED METAL THIN FILM FOR 3D INDUCTOR WITH TUNABLE CORE
[patent_app_type] => utility
[patent_app_number] => 16/222253
[patent_app_country] => US
[patent_app_date] => 2018-12-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6751
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 45
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16222253
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/222253 | Recoiled metal thin film for 3D inductor with tunable core | Dec 16, 2018 | Issued |
Array
(
[id] => 16905014
[patent_doc_number] => 20210183930
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-06-17
[patent_title] => SOLID-STATE IMAGING DEVICE, DISTANCE MEASUREMENT DEVICE, AND MANUFACTURING METHOD
[patent_app_type] => utility
[patent_app_number] => 16/470099
[patent_app_country] => US
[patent_app_date] => 2018-12-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12085
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -11
[patent_words_short_claim] => 68
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16470099
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/470099 | SOLID-STATE IMAGING DEVICE, DISTANCE MEASUREMENT DEVICE, AND MANUFACTURING METHOD | Dec 11, 2018 | Abandoned |
Array
(
[id] => 16080625
[patent_doc_number] => 20200194299
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-06-18
[patent_title] => WAFER DE-CHUCKING DETECTION AND ARCING PREVENTION
[patent_app_type] => utility
[patent_app_number] => 16/217768
[patent_app_country] => US
[patent_app_date] => 2018-12-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4795
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 78
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16217768
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/217768 | Wafer de-chucking detection and arcing prevention | Dec 11, 2018 | Issued |
Array
(
[id] => 17203432
[patent_doc_number] => 20210343527
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-11-04
[patent_title] => PATTERNING FOR SELECTIVE EJECTIONS OF PRINTABLE AMMONIUM-BASED CHALCOGENOMETALATE FLUIDS
[patent_app_type] => utility
[patent_app_number] => 17/286574
[patent_app_country] => US
[patent_app_date] => 2018-12-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5255
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 81
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17286574
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/286574 | PATTERNING FOR SELECTIVE EJECTIONS OF PRINTABLE AMMONIUM-BASED CHALCOGENOMETALATE FLUIDS | Dec 9, 2018 | Abandoned |
Array
(
[id] => 14573721
[patent_doc_number] => 20190214468
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-07-11
[patent_title] => Gallium nitride materials and methods
[patent_app_type] => utility
[patent_app_number] => 16/209858
[patent_app_country] => US
[patent_app_date] => 2018-12-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6579
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 29
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16209858
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/209858 | Gallium nitride materials and methods | Dec 3, 2018 | Abandoned |
Array
(
[id] => 16000831
[patent_doc_number] => 20200176286
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-06-04
[patent_title] => MODULE STRUCTURES WITH COMPONENT ON SUBSTRATE POST
[patent_app_type] => utility
[patent_app_number] => 16/207738
[patent_app_country] => US
[patent_app_date] => 2018-12-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 21472
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -21
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16207738
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/207738 | MODULE STRUCTURES WITH COMPONENT ON SUBSTRATE POST | Dec 2, 2018 | Abandoned |
Array
(
[id] => 14382701
[patent_doc_number] => 20190165263
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-05-30
[patent_title] => METHODS OF FORMING A MEMORY STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 16/202891
[patent_app_country] => US
[patent_app_date] => 2018-11-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10446
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 52
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16202891
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/202891 | Methods of forming a memory structure | Nov 27, 2018 | Issued |
Array
(
[id] => 15939093
[patent_doc_number] => 20200161180
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-05-21
[patent_title] => TALL TRENCHES FOR VIA CHAMFERLESS AND SELF FORMING BARRIER
[patent_app_type] => utility
[patent_app_number] => 16/197558
[patent_app_country] => US
[patent_app_date] => 2018-11-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4097
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16197558
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/197558 | Tall trenches for via chamferless and self forming barrier | Nov 20, 2018 | Issued |
Array
(
[id] => 16448266
[patent_doc_number] => 10840197
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-11-17
[patent_title] => Package structure and manufacturing method thereof
[patent_app_type] => utility
[patent_app_number] => 16/197334
[patent_app_country] => US
[patent_app_date] => 2018-11-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 30
[patent_figures_cnt] => 30
[patent_no_of_words] => 12561
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 162
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16197334
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/197334 | Package structure and manufacturing method thereof | Nov 19, 2018 | Issued |