
Jasmine Jhihan B. Clark
Examiner (ID: 17130, Phone: (571)272-1726 , Office: P/2816 )
| Most Active Art Unit | 2815 |
| Art Unit(s) | 2815, 2899, 3621, 2816, 2503 |
| Total Applications | 3065 |
| Issued Applications | 2831 |
| Pending Applications | 98 |
| Abandoned Applications | 163 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 7349178
[patent_doc_number] => 20040012275
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-01-22
[patent_title] => 'Power electronic component module and method for assembling same'
[patent_app_type] => new
[patent_app_number] => 10/398481
[patent_app_country] => US
[patent_app_date] => 2003-04-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3783
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 46
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0012/20040012275.pdf
[firstpage_image] =>[orig_patent_app_number] => 10398481
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/398481 | Power electronic component module and method for assembling same | Jul 30, 2002 | Issued |
Array
(
[id] => 6748104
[patent_doc_number] => 20030042624
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-03-06
[patent_title] => 'Power semiconductor device'
[patent_app_type] => new
[patent_app_number] => 10/207022
[patent_app_country] => US
[patent_app_date] => 2002-07-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 1765
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 51
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0042/20030042624.pdf
[firstpage_image] =>[orig_patent_app_number] => 10207022
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/207022 | Power semiconductor device | Jul 29, 2002 | Abandoned |
Array
(
[id] => 1266593
[patent_doc_number] => 06661100
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-12-09
[patent_title] => 'Low impedance power distribution structure for a semiconductor chip package'
[patent_app_type] => B1
[patent_app_number] => 10/210631
[patent_app_country] => US
[patent_app_date] => 2002-07-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 6
[patent_no_of_words] => 2403
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 114
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/661/06661100.pdf
[firstpage_image] =>[orig_patent_app_number] => 10210631
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/210631 | Low impedance power distribution structure for a semiconductor chip package | Jul 29, 2002 | Issued |
Array
(
[id] => 1225173
[patent_doc_number] => 06700190
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-03-02
[patent_title] => 'Integrated circuit device with exposed upper and lower die surfaces'
[patent_app_type] => B2
[patent_app_number] => 10/206641
[patent_app_country] => US
[patent_app_date] => 2002-07-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 16
[patent_no_of_words] => 3858
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 144
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/700/06700190.pdf
[firstpage_image] =>[orig_patent_app_number] => 10206641
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/206641 | Integrated circuit device with exposed upper and lower die surfaces | Jul 25, 2002 | Issued |
Array
(
[id] => 6742969
[patent_doc_number] => 20030020152
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-01-30
[patent_title] => 'IC chip mounting structure and display device'
[patent_app_type] => new
[patent_app_number] => 10/202831
[patent_app_country] => US
[patent_app_date] => 2002-07-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 27
[patent_figures_cnt] => 27
[patent_no_of_words] => 12804
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 45
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0020/20030020152.pdf
[firstpage_image] =>[orig_patent_app_number] => 10202831
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/202831 | IC chip mounting structure and display device | Jul 25, 2002 | Issued |
Array
(
[id] => 6686428
[patent_doc_number] => 20030030151
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-02-13
[patent_title] => 'Semiconductor device and method for manufacturing the same'
[patent_app_type] => new
[patent_app_number] => 10/201722
[patent_app_country] => US
[patent_app_date] => 2002-07-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 8835
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 119
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0030/20030030151.pdf
[firstpage_image] =>[orig_patent_app_number] => 10201722
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/201722 | Semiconductor device and method for manufacturing the same | Jul 23, 2002 | Issued |
Array
(
[id] => 1210947
[patent_doc_number] => 06713853
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-03-30
[patent_title] => 'Electronic package with offset reference plane cutout'
[patent_app_type] => B1
[patent_app_number] => 10/202322
[patent_app_country] => US
[patent_app_date] => 2002-07-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 11
[patent_no_of_words] => 4014
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/713/06713853.pdf
[firstpage_image] =>[orig_patent_app_number] => 10202322
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/202322 | Electronic package with offset reference plane cutout | Jul 22, 2002 | Issued |
Array
(
[id] => 1272914
[patent_doc_number] => 06653724
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-11-25
[patent_title] => 'Chip on board package for optical mice and lens cover for the same'
[patent_app_type] => B1
[patent_app_number] => 10/198982
[patent_app_country] => US
[patent_app_date] => 2002-07-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 10
[patent_no_of_words] => 4233
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 264
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/653/06653724.pdf
[firstpage_image] =>[orig_patent_app_number] => 10198982
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/198982 | Chip on board package for optical mice and lens cover for the same | Jul 21, 2002 | Issued |
Array
(
[id] => 1117010
[patent_doc_number] => 06800948
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-10-05
[patent_title] => 'Ball grid array package'
[patent_app_type] => B1
[patent_app_number] => 10/197832
[patent_app_country] => US
[patent_app_date] => 2002-07-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 6
[patent_no_of_words] => 1918
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 138
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/800/06800948.pdf
[firstpage_image] =>[orig_patent_app_number] => 10197832
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/197832 | Ball grid array package | Jul 18, 2002 | Issued |
Array
(
[id] => 6742991
[patent_doc_number] => 20030020174
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-01-30
[patent_title] => 'Semiconductor device'
[patent_app_type] => new
[patent_app_number] => 10/199592
[patent_app_country] => US
[patent_app_date] => 2002-07-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 7950
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 68
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0020/20030020174.pdf
[firstpage_image] =>[orig_patent_app_number] => 10199592
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/199592 | Semiconductor device | Jul 18, 2002 | Issued |
Array
(
[id] => 1260944
[patent_doc_number] => 06659512
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-12-09
[patent_title] => 'Integrated circuit package employing flip-chip technology and method of assembly'
[patent_app_type] => B1
[patent_app_number] => 10/199441
[patent_app_country] => US
[patent_app_date] => 2002-07-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 45
[patent_no_of_words] => 5251
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 203
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/659/06659512.pdf
[firstpage_image] =>[orig_patent_app_number] => 10199441
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/199441 | Integrated circuit package employing flip-chip technology and method of assembly | Jul 17, 2002 | Issued |
Array
(
[id] => 1330737
[patent_doc_number] => 06600222
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-07-29
[patent_title] => 'Stacked microelectronic packages'
[patent_app_type] => B1
[patent_app_number] => 10/198032
[patent_app_country] => US
[patent_app_date] => 2002-07-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 10
[patent_no_of_words] => 2099
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 178
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/600/06600222.pdf
[firstpage_image] =>[orig_patent_app_number] => 10198032
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/198032 | Stacked microelectronic packages | Jul 16, 2002 | Issued |
Array
(
[id] => 6686758
[patent_doc_number] => 20030030481
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-02-13
[patent_title] => 'Power module'
[patent_app_type] => new
[patent_app_number] => 10/189561
[patent_app_country] => US
[patent_app_date] => 2002-07-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 2760
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 144
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0030/20030030481.pdf
[firstpage_image] =>[orig_patent_app_number] => 10189561
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/189561 | Power module | Jul 7, 2002 | Issued |
Array
(
[id] => 1340882
[patent_doc_number] => 06593663
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2003-07-15
[patent_title] => 'Electronic device including stacked microchips'
[patent_app_type] => B2
[patent_app_number] => 10/187952
[patent_app_country] => US
[patent_app_date] => 2002-07-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 2509
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 98
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/593/06593663.pdf
[firstpage_image] =>[orig_patent_app_number] => 10187952
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/187952 | Electronic device including stacked microchips | Jul 2, 2002 | Issued |
Array
(
[id] => 6420685
[patent_doc_number] => 20020174539
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-11-28
[patent_title] => 'Method of repairing disconnected wiring and multilevel wiring structure'
[patent_app_type] => new
[patent_app_number] => 10/190381
[patent_app_country] => US
[patent_app_date] => 2002-07-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 4662
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 96
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0174/20020174539.pdf
[firstpage_image] =>[orig_patent_app_number] => 10190381
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/190381 | Method of repairing disconnected wiring and multilevel wiring structure | Jul 2, 2002 | Issued |
Array
(
[id] => 6494691
[patent_doc_number] => 20020190373
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-12-19
[patent_title] => 'Electronic device, semiconductor device comprising such a device and method of manufacturing such a device'
[patent_app_type] => new
[patent_app_number] => 10/169498
[patent_app_country] => US
[patent_app_date] => 2002-07-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3018
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 28
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0190/20020190373.pdf
[firstpage_image] =>[orig_patent_app_number] => 10169498
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/169498 | Electronic device having an electronic component with a multi-layer cover, and method | Jul 2, 2002 | Issued |
Array
(
[id] => 6044433
[patent_doc_number] => 20020167088
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-11-14
[patent_title] => 'Semiconductor device and a method of manufacturing the same'
[patent_app_type] => new
[patent_app_number] => 10/187288
[patent_app_country] => US
[patent_app_date] => 2002-07-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 63
[patent_figures_cnt] => 63
[patent_no_of_words] => 26748
[patent_no_of_claims] => 99
[patent_no_of_ind_claims] => 20
[patent_words_short_claim] => 96
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0167/20020167088.pdf
[firstpage_image] =>[orig_patent_app_number] => 10187288
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/187288 | Semiconductor device and a method of manufacturing the same | Jul 1, 2002 | Issued |
Array
(
[id] => 6385775
[patent_doc_number] => 20020180053
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-12-05
[patent_title] => 'Semiconductor device and its manufacturing method'
[patent_app_type] => new
[patent_app_number] => 10/069901
[patent_app_country] => US
[patent_app_date] => 2002-07-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 25
[patent_no_of_words] => 22009
[patent_no_of_claims] => 32
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 77
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0180/20020180053.pdf
[firstpage_image] =>[orig_patent_app_number] => 10069901
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/069901 | Semiconductor device and its manufacturing method | Jun 30, 2002 | Issued |
Array
(
[id] => 6107186
[patent_doc_number] => 20020171133
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-11-21
[patent_title] => 'Systems for testing and packaging integrated circuits'
[patent_app_type] => new
[patent_app_number] => 10/069902
[patent_app_country] => US
[patent_app_date] => 2002-06-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 39
[patent_figures_cnt] => 39
[patent_no_of_words] => 23334
[patent_no_of_claims] => 111
[patent_no_of_ind_claims] => 9
[patent_words_short_claim] => 83
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0171/20020171133.pdf
[firstpage_image] =>[orig_patent_app_number] => 10069902
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/069902 | Systems for testing and packaging integrated circuits | Jun 27, 2002 | Issued |
Array
(
[id] => 1364949
[patent_doc_number] => 06573604
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-06-03
[patent_title] => 'Semiconductor device carrying memory and logic circuit on a chip and method of manufacturing the same'
[patent_app_type] => B1
[patent_app_number] => 10/179952
[patent_app_country] => US
[patent_app_date] => 2002-06-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 21
[patent_no_of_words] => 6743
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/573/06573604.pdf
[firstpage_image] =>[orig_patent_app_number] => 10179952
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/179952 | Semiconductor device carrying memory and logic circuit on a chip and method of manufacturing the same | Jun 25, 2002 | Issued |