Jasmine Jhihan B. Clark

Array ( [id] => 6415461 [patent_doc_number] => 20020125561 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-09-12 [patent_title] => 'Film carrier tape, semiconductor assembly, semiconductor device, and method of manufacturing the same, mounted board, and electronic instrument' [patent_app_type] => new [patent_app_number] => 10/144797 [patent_app_country] => US [patent_app_date] => 2002-05-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 30 [patent_figures_cnt] => 30 [patent_no_of_words] => 18439 [patent_no_of_claims] => 43 [patent_no_of_ind_claims] => 17 [patent_words_short_claim] => 21 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0125/20020125561.pdf [firstpage_image] =>[orig_patent_app_number] => 10144797 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1395750 [patent_doc_number] => 06548862 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-04-15 [patent_title] => 'Structure of semiconductor device and method for manufacturing the same' [patent_app_type] => B2 [patent_app_number] => 10/144962 [patent_app_country] => US [patent_app_date] => 2002-05-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 17 [patent_no_of_words] => 6370 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 150 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/548/06548862.pdf [firstpage_image] =>[orig_patent_app_number] => 10144962 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1241550 [patent_doc_number] => 06683373 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-01-27 [patent_title] => 'Method of modifying connecting leads and thinning bases of encapsulated modular electronic components to obtain a high-density module, and a module obtained thereby' [patent_app_type] => B1 [patent_app_number] => 10/048582 [patent_app_country] => US [patent_app_date] => 2002-05-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 3 [patent_no_of_words] => 2226 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 118 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/683/06683373.pdf [firstpage_image] =>[orig_patent_app_number] => 10048582 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5840242 [patent_doc_number] => 20020130342 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-09-19 [patent_title] => 'Semiconductor integrated circuit device and method of manufacturing the same' [patent_app_type] => new [patent_app_number] => 10/142062 [patent_app_country] => US [patent_app_date] => 2002-05-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 28 [patent_figures_cnt] => 28 [patent_no_of_words] => 7497 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 9 [patent_words_short_claim] => 125 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0130/20020130342.pdf [firstpage_image] =>[orig_patent_app_number] => 10142062 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1246640 [patent_doc_number] => 06677638 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-01-13 [patent_title] => 'Nonvolatile memory device and method for fabricating the same' [patent_app_type] => B2 [patent_app_number] => 10/139821 [patent_app_country] => US [patent_app_date] => 2002-05-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 37 [patent_no_of_words] => 5149 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 159 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/677/06677638.pdf [firstpage_image] =>[orig_patent_app_number] => 10139821 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6656027 [patent_doc_number] => 20030132515 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-07-17 [patent_title] => 'STRUCTURE OF A PIN PLATFORM FOR INTEGRATED CIRCUIT' [patent_app_type] => new [patent_app_number] => 10/138481 [patent_app_country] => US [patent_app_date] => 2002-05-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 1266 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 127 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0132/20030132515.pdf [firstpage_image] =>[orig_patent_app_number] => 10138481 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1375223 [patent_doc_number] => 06566761 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-05-20 [patent_title] => 'Electronic device package with high speed signal interconnect between die pad and external substrate pad' [patent_app_type] => B1 [patent_app_number] => 10/138662 [patent_app_country] => US [patent_app_date] => 2002-05-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 7 [patent_no_of_words] => 4283 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 109 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/566/06566761.pdf [firstpage_image] =>[orig_patent_app_number] => 10138662 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6723949 [patent_doc_number] => 20030206261 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-11-06 [patent_title] => 'MICRO CIRCUITS WITH A SCULPTED GROUND PLANE' [patent_app_type] => new [patent_app_number] => 10/137002 [patent_app_country] => US [patent_app_date] => 2002-05-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 3834 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 97 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0206/20030206261.pdf [firstpage_image] =>[orig_patent_app_number] => 10137002 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5856428 [patent_doc_number] => 20020121697 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-09-05 [patent_title] => 'Process for the formation of RuSixOy-containing barrier layers for high-k dielectrics' [patent_app_type] => new [patent_app_number] => 10/136771 [patent_app_country] => US [patent_app_date] => 2002-04-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 8136 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 49 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0121/20020121697.pdf [firstpage_image] =>[orig_patent_app_number] => 10136771 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 999881 [patent_doc_number] => 06911732 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-06-28 [patent_title] => 'Integrated circuit' [patent_app_type] => utility [patent_app_number] => 10/137511 [patent_app_country] => US [patent_app_date] => 2002-04-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 5 [patent_no_of_words] => 2078 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 49 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/911/06911732.pdf [firstpage_image] =>[orig_patent_app_number] => 10137511 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6837973 [patent_doc_number] => 20030035313 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-02-20 [patent_title] => 'Ferroelectric memory device and method of forming the same' [patent_app_type] => new [patent_app_number] => 10/134436 [patent_app_country] => US [patent_app_date] => 2002-04-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2510 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 51 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0035/20030035313.pdf [firstpage_image] =>[orig_patent_app_number] => 10134436 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6385295 [patent_doc_number] => 20020179994 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-12-05 [patent_title] => 'Power semiconductor device manufactured using a chip-size package' [patent_app_type] => new [patent_app_number] => 10/132882 [patent_app_country] => US [patent_app_date] => 2002-04-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 1728 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 141 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0179/20020179994.pdf [firstpage_image] =>[orig_patent_app_number] => 10132882 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1336726 [patent_doc_number] => 06597049 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-07-22 [patent_title] => 'Conductor structure for a magnetic memory' [patent_app_type] => B1 [patent_app_number] => 10/132998 [patent_app_country] => US [patent_app_date] => 2002-04-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 34 [patent_no_of_words] => 9706 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 266 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/597/06597049.pdf [firstpage_image] =>[orig_patent_app_number] => 10132998 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1360291 [patent_doc_number] => 06576961 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-06-10 [patent_title] => 'Substrate resistance ring' [patent_app_type] => B1 [patent_app_number] => 10/131732 [patent_app_country] => US [patent_app_date] => 2002-04-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 1861 [patent_no_of_claims] => 42 [patent_no_of_ind_claims] => 20 [patent_words_short_claim] => 42 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/576/06576961.pdf [firstpage_image] =>[orig_patent_app_number] => 10131732 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6494404 [patent_doc_number] => 20020190341 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-12-19 [patent_title] => 'Semiconductor device with a protective diode having a high breakdown voltage' [patent_app_type] => new [patent_app_number] => 10/128541 [patent_app_country] => US [patent_app_date] => 2002-04-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 3258 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 128 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0190/20020190341.pdf [firstpage_image] =>[orig_patent_app_number] => 10128541 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6807297 [patent_doc_number] => 20030197236 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-10-23 [patent_title] => 'Off-axis silicon substrate for optimized optical coupling' [patent_app_type] => new [patent_app_number] => 10/125999 [patent_app_country] => US [patent_app_date] => 2002-04-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 3449 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 38 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0197/20030197236.pdf [firstpage_image] =>[orig_patent_app_number] => 10125999 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5856388 [patent_doc_number] => 20020121690 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-09-05 [patent_title] => 'Semiconductor memory module having double-sided stacked memory chip layout' [patent_app_type] => new [patent_app_number] => 10/124281 [patent_app_country] => US [patent_app_date] => 2002-04-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 24 [patent_figures_cnt] => 24 [patent_no_of_words] => 10748 [patent_no_of_claims] => 43 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 180 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0121/20020121690.pdf [firstpage_image] =>[orig_patent_app_number] => 10124281 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1190021 [patent_doc_number] => 06734565 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-05-11 [patent_title] => 'Contact structure for an integrated semiconductor device' [patent_app_type] => B2 [patent_app_number] => 10/126936 [patent_app_country] => US [patent_app_date] => 2002-04-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 3006 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 59 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/734/06734565.pdf [firstpage_image] =>[orig_patent_app_number] => 10126936 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1420736 [patent_doc_number] => 06521951 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-02-18 [patent_title] => 'Semiconductor circuit device with improved surge resistance' [patent_app_type] => B2 [patent_app_number] => 10/123164 [patent_app_country] => US [patent_app_date] => 2002-04-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 17 [patent_no_of_words] => 10230 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 256 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/521/06521951.pdf [firstpage_image] =>[orig_patent_app_number] => 10123164 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6872776 [patent_doc_number] => 20030193073 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-10-16 [patent_title] => 'P-N JUNCTION SENSOR' [patent_app_type] => new [patent_app_number] => 10/123900 [patent_app_country] => US [patent_app_date] => 2002-04-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 4772 [patent_no_of_claims] => 39 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 79 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0193/20030193073.pdf [firstpage_image] =>[orig_patent_app_number] => 10123900 [rel_patent_id] =>[rel_patent_doc_number] =>)