Jasmine Jhihan B. Clark

Array ( [id] => 4360952 [patent_doc_number] => 06218727 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-04-17 [patent_title] => 'Wafer frame' [patent_app_type] => 1 [patent_app_number] => 9/246745 [patent_app_country] => US [patent_app_date] => 1999-02-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 2 [patent_no_of_words] => 1385 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 63 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/218/06218727.pdf [firstpage_image] =>[orig_patent_app_number] => 246745 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4363807 [patent_doc_number] => 06169328 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-01-02 [patent_title] => 'Semiconductor chip assembly' [patent_app_type] => 1 [patent_app_number] => 9/246056 [patent_app_country] => US [patent_app_date] => 1999-02-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 15 [patent_no_of_words] => 9453 [patent_no_of_claims] => 44 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 131 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/169/06169328.pdf [firstpage_image] =>[orig_patent_app_number] => 246056 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4225011 [patent_doc_number] => 06040631 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-03-21 [patent_title] => 'Method of improved cavity BGA circuit package' [patent_app_type] => 1 [patent_app_number] => 9/238872 [patent_app_country] => US [patent_app_date] => 1999-01-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 3 [patent_no_of_words] => 2735 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 85 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/040/06040631.pdf [firstpage_image] =>[orig_patent_app_number] => 238872 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4190934 [patent_doc_number] => 06093958 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-07-25 [patent_title] => 'Lead-on-chip type semiconductor device having thin plate and method for manufacturing the same' [patent_app_type] => 1 [patent_app_number] => 9/233003 [patent_app_country] => US [patent_app_date] => 1999-01-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 22 [patent_no_of_words] => 3066 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 65 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/093/06093958.pdf [firstpage_image] =>[orig_patent_app_number] => 233003 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1603180 [patent_doc_number] => 06433360 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-08-13 [patent_title] => 'Structure and method of testing failed or returned die to determine failure location and type' [patent_app_type] => B1 [patent_app_number] => 09/231733 [patent_app_country] => US [patent_app_date] => 1999-01-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 9 [patent_no_of_words] => 2089 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 130 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/433/06433360.pdf [firstpage_image] =>[orig_patent_app_number] => 09231733 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4366625 [patent_doc_number] => 06255728 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-07-03 [patent_title] => 'Rigid encapsulation package for semiconductor devices' [patent_app_type] => 1 [patent_app_number] => 9/232801 [patent_app_country] => US [patent_app_date] => 1999-01-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 13 [patent_no_of_words] => 2731 [patent_no_of_claims] => 44 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 67 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/255/06255728.pdf [firstpage_image] =>[orig_patent_app_number] => 232801 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4210280 [patent_doc_number] => 06078100 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-06-20 [patent_title] => 'Utilization of die repattern layers for die internal connections' [patent_app_type] => 1 [patent_app_number] => 9/229373 [patent_app_country] => US [patent_app_date] => 1999-01-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 3803 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 99 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/078/06078100.pdf [firstpage_image] =>[orig_patent_app_number] => 229373 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4359353 [patent_doc_number] => 06291891 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-09-18 [patent_title] => 'Semiconductor device manufacturing method and semiconductor device' [patent_app_type] => 1 [patent_app_number] => 9/228642 [patent_app_country] => US [patent_app_date] => 1999-01-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 72 [patent_no_of_words] => 14550 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 99 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/291/06291891.pdf [firstpage_image] =>[orig_patent_app_number] => 228642 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4414599 [patent_doc_number] => 06229216 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-05-08 [patent_title] => 'Silicon interposer and multi-chip-module (MCM) with through substrate vias' [patent_app_type] => 1 [patent_app_number] => 9/228323 [patent_app_country] => US [patent_app_date] => 1999-01-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 9 [patent_no_of_words] => 1536 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 47 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/229/06229216.pdf [firstpage_image] =>[orig_patent_app_number] => 228323 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4189634 [patent_doc_number] => 06150712 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-11-21 [patent_title] => 'Lead frame for semiconductor device, and semiconductor device' [patent_app_type] => 1 [patent_app_number] => 9/226123 [patent_app_country] => US [patent_app_date] => 1999-01-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 10 [patent_no_of_words] => 3694 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 62 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/150/06150712.pdf [firstpage_image] =>[orig_patent_app_number] => 226123 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3944573 [patent_doc_number] => 05973388 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-10-26 [patent_title] => 'Leadframe, method of manufacturing a leadframe, and method of packaging an electronic component utilizing the leadframe' [patent_app_type] => 1 [patent_app_number] => 9/224823 [patent_app_country] => US [patent_app_date] => 1999-01-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 10 [patent_no_of_words] => 2333 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 80 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/973/05973388.pdf [firstpage_image] =>[orig_patent_app_number] => 224823 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4413068 [patent_doc_number] => 06239487 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-05-29 [patent_title] => 'Lead frame with heat spreader and semiconductor package therewith' [patent_app_type] => 1 [patent_app_number] => 9/223191 [patent_app_country] => US [patent_app_date] => 1998-12-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 27 [patent_no_of_words] => 3613 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 62 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/239/06239487.pdf [firstpage_image] =>[orig_patent_app_number] => 223191 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4222596 [patent_doc_number] => 06111311 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-08-29 [patent_title] => 'Semiconductor device and method of forming the same' [patent_app_type] => 1 [patent_app_number] => 9/220772 [patent_app_country] => US [patent_app_date] => 1998-12-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 5 [patent_no_of_words] => 4410 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 124 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/111/06111311.pdf [firstpage_image] =>[orig_patent_app_number] => 220772 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4243011 [patent_doc_number] => 06144097 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-11-07 [patent_title] => 'Semiconductor device and method of fabricating the same' [patent_app_type] => 1 [patent_app_number] => 9/220590 [patent_app_country] => US [patent_app_date] => 1998-12-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 10 [patent_no_of_words] => 9286 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 67 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/144/06144097.pdf [firstpage_image] =>[orig_patent_app_number] => 220590 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4244180 [patent_doc_number] => 06166433 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-12-26 [patent_title] => 'Resin molded semiconductor device and method of manufacturing semiconductor package' [patent_app_type] => 1 [patent_app_number] => 9/220351 [patent_app_country] => US [patent_app_date] => 1998-12-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 26 [patent_figures_cnt] => 49 [patent_no_of_words] => 11917 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 66 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/166/06166433.pdf [firstpage_image] =>[orig_patent_app_number] => 220351 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4123749 [patent_doc_number] => 06072232 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-06-06 [patent_title] => 'Windowed non-ceramic package having embedded frame' [patent_app_type] => 1 [patent_app_number] => 9/219186 [patent_app_country] => US [patent_app_date] => 1998-12-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 11 [patent_no_of_words] => 3604 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 64 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/072/06072232.pdf [firstpage_image] =>[orig_patent_app_number] => 219186 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4196729 [patent_doc_number] => 06130485 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-10-10 [patent_title] => 'Semiconductor integrated circuit and layout method thereof' [patent_app_type] => 1 [patent_app_number] => 9/210673 [patent_app_country] => US [patent_app_date] => 1998-12-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 3235 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 142 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/130/06130485.pdf [firstpage_image] =>[orig_patent_app_number] => 210673 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4095144 [patent_doc_number] => 06133636 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-10-17 [patent_title] => 'Tantalum-aluminum-nitrogen material for semiconductor devices' [patent_app_type] => 1 [patent_app_number] => 9/206511 [patent_app_country] => US [patent_app_date] => 1998-12-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 4431 [patent_no_of_claims] => 77 [patent_no_of_ind_claims] => 14 [patent_words_short_claim] => 24 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/133/06133636.pdf [firstpage_image] =>[orig_patent_app_number] => 206511 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4139998 [patent_doc_number] => 06121677 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-09-19 [patent_title] => 'Reduced size integrated circuits and methods using test pads located in scribe regions of integrated circuits wafers' [patent_app_type] => 1 [patent_app_number] => 9/201613 [patent_app_country] => US [patent_app_date] => 1998-11-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 1887 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 99 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/121/06121677.pdf [firstpage_image] =>[orig_patent_app_number] => 201613 [rel_patent_id] =>[rel_patent_doc_number] =>)