Jasmine Jhihan B. Clark

Array ( [id] => 3940758 [patent_doc_number] => 05929522 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-07-27 [patent_title] => 'Semiconductor non-laminate package and method' [patent_app_type] => 1 [patent_app_number] => 9/061270 [patent_app_country] => US [patent_app_date] => 1998-04-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 40 [patent_no_of_words] => 4726 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 92 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/929/05929522.pdf [firstpage_image] =>[orig_patent_app_number] => 061270 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4145630 [patent_doc_number] => 06060778 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-05-09 [patent_title] => 'Ball grid array package' [patent_app_type] => 1 [patent_app_number] => 9/060981 [patent_app_country] => US [patent_app_date] => 1998-04-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 21 [patent_figures_cnt] => 25 [patent_no_of_words] => 8333 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 244 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/060/06060778.pdf [firstpage_image] =>[orig_patent_app_number] => 060981 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4224954 [patent_doc_number] => 06040627 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-03-21 [patent_title] => 'Semiconductor device and method of manufacturing semiconductor device' [patent_app_type] => 1 [patent_app_number] => 9/059702 [patent_app_country] => US [patent_app_date] => 1998-04-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 36 [patent_no_of_words] => 6487 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 115 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/040/06040627.pdf [firstpage_image] =>[orig_patent_app_number] => 059702 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4031858 [patent_doc_number] => 05903051 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-05-11 [patent_title] => 'Electronic component and method of manufacture' [patent_app_type] => 1 [patent_app_number] => 9/055120 [patent_app_country] => US [patent_app_date] => 1998-04-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 3525 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 120 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/903/05903051.pdf [firstpage_image] =>[orig_patent_app_number] => 055120 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4017382 [patent_doc_number] => 05962917 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-10-05 [patent_title] => 'Semiconductor device package having end-face halved through-holes and inside-area through-holes' [patent_app_type] => 1 [patent_app_number] => 9/050940 [patent_app_country] => US [patent_app_date] => 1998-03-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 7 [patent_no_of_words] => 4973 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 144 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/962/05962917.pdf [firstpage_image] =>[orig_patent_app_number] => 050940 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3927097 [patent_doc_number] => 05914532 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-06-22 [patent_title] => 'Lead frame, method for manufacturing the same, and semiconductor device employing the same' [patent_app_type] => 1 [patent_app_number] => 9/052021 [patent_app_country] => US [patent_app_date] => 1998-03-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 3509 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 94 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/914/05914532.pdf [firstpage_image] =>[orig_patent_app_number] => 052021 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3985330 [patent_doc_number] => 05949142 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-09-07 [patent_title] => 'Chip size package and method of manufacturing the same' [patent_app_type] => 1 [patent_app_number] => 9/047941 [patent_app_country] => US [patent_app_date] => 1998-03-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 17 [patent_no_of_words] => 3836 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 115 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/949/05949142.pdf [firstpage_image] =>[orig_patent_app_number] => 047941 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4187361 [patent_doc_number] => 06020633 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-02-01 [patent_title] => 'Integrated circuit packaged for receiving another integrated circuit' [patent_app_type] => 1 [patent_app_number] => 9/047321 [patent_app_country] => US [patent_app_date] => 1998-03-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 6 [patent_no_of_words] => 1762 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 286 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/020/06020633.pdf [firstpage_image] =>[orig_patent_app_number] => 047321 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4224861 [patent_doc_number] => 06040621 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-03-21 [patent_title] => 'Semiconductor device and wiring body' [patent_app_type] => 1 [patent_app_number] => 9/045832 [patent_app_country] => US [patent_app_date] => 1998-03-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 38 [patent_figures_cnt] => 91 [patent_no_of_words] => 20521 [patent_no_of_claims] => 50 [patent_no_of_ind_claims] => 11 [patent_words_short_claim] => 67 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/040/06040621.pdf [firstpage_image] =>[orig_patent_app_number] => 045832 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4203731 [patent_doc_number] => 06013952 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-01-11 [patent_title] => 'Structure and method for measuring interface resistance in multiple interface contacts and via structures in semiconductor devices' [patent_app_type] => 1 [patent_app_number] => 9/046113 [patent_app_country] => US [patent_app_date] => 1998-03-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 7 [patent_no_of_words] => 1866 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 98 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/013/06013952.pdf [firstpage_image] =>[orig_patent_app_number] => 046113 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4002873 [patent_doc_number] => 05986320 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-11-16 [patent_title] => 'Semiconductor integrated circuit device' [patent_app_type] => 1 [patent_app_number] => 9/044002 [patent_app_country] => US [patent_app_date] => 1998-03-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 19 [patent_no_of_words] => 5999 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 88 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/986/05986320.pdf [firstpage_image] =>[orig_patent_app_number] => 044002 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3918552 [patent_doc_number] => 06002182 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-12-14 [patent_title] => 'Laser alignment target' [patent_app_type] => 1 [patent_app_number] => 9/041921 [patent_app_country] => US [patent_app_date] => 1998-03-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 9 [patent_no_of_words] => 4929 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 59 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/002/06002182.pdf [firstpage_image] =>[orig_patent_app_number] => 041921 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4137518 [patent_doc_number] => 06034439 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-03-07 [patent_title] => 'Method and structure for preventing bonding pads from peeling caused by plug process' [patent_app_type] => 1 [patent_app_number] => 9/041020 [patent_app_country] => US [patent_app_date] => 1998-03-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 10 [patent_no_of_words] => 1416 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 107 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/034/06034439.pdf [firstpage_image] =>[orig_patent_app_number] => 041020 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4132800 [patent_doc_number] => 06127733 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-10-03 [patent_title] => 'Check pattern for via-hole opening examination' [patent_app_type] => 1 [patent_app_number] => 9/034697 [patent_app_country] => US [patent_app_date] => 1998-03-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 13 [patent_no_of_words] => 4886 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 140 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/127/06127733.pdf [firstpage_image] =>[orig_patent_app_number] => 034697 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4090999 [patent_doc_number] => 06025644 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-02-15 [patent_title] => 'Liquid crystal display and apparatus using the same' [patent_app_type] => 1 [patent_app_number] => 8/952683 [patent_app_country] => US [patent_app_date] => 1998-03-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 14 [patent_no_of_words] => 5864 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 119 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/025/06025644.pdf [firstpage_image] =>[orig_patent_app_number] => 952683 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1537237 [patent_doc_number] => 06337520 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-01-08 [patent_title] => 'Composition for a wiring, a wiring using the composition, manufacturing method thereof, a display using the wiring and manufacturing method thereof' [patent_app_type] => B1 [patent_app_number] => 09/031486 [patent_app_country] => US [patent_app_date] => 1998-02-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 24 [patent_figures_cnt] => 45 [patent_no_of_words] => 10086 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 47 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/337/06337520.pdf [firstpage_image] =>[orig_patent_app_number] => 09031486 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4180043 [patent_doc_number] => 06084292 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-07-04 [patent_title] => 'Lead frame and semiconductor device using the lead frame' [patent_app_type] => 1 [patent_app_number] => 9/028660 [patent_app_country] => US [patent_app_date] => 1998-02-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 54 [patent_no_of_words] => 5419 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 94 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/084/06084292.pdf [firstpage_image] =>[orig_patent_app_number] => 028660 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3927050 [patent_doc_number] => 05914529 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-06-22 [patent_title] => 'Bus bar structure on lead frame of semiconductor device package' [patent_app_type] => 1 [patent_app_number] => 9/027002 [patent_app_country] => US [patent_app_date] => 1998-02-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 4608 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 94 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/914/05914529.pdf [firstpage_image] =>[orig_patent_app_number] => 027002 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3944739 [patent_doc_number] => 05973399 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-10-26 [patent_title] => 'Tamper resistant attach mechanism between plastic cover and thermal plate assembly for processor cartridges' [patent_app_type] => 1 [patent_app_number] => 9/024492 [patent_app_country] => US [patent_app_date] => 1998-02-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 3 [patent_no_of_words] => 1005 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 38 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/973/05973399.pdf [firstpage_image] =>[orig_patent_app_number] => 024492 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4002913 [patent_doc_number] => 05923077 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-07-13 [patent_title] => 'Passive component integrated circuit chip' [patent_app_type] => 1 [patent_app_number] => 9/022102 [patent_app_country] => US [patent_app_date] => 1998-02-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 2 [patent_no_of_words] => 1351 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 157 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/923/05923077.pdf [firstpage_image] =>[orig_patent_app_number] => 022102 [rel_patent_id] =>[rel_patent_doc_number] =>)