Jasmine Jhihan B. Clark

Array ( [id] => 3980748 [patent_doc_number] => 05905305 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-05-18 [patent_title] => 'Condensed memory matrix' [patent_app_type] => 1 [patent_app_number] => 8/909401 [patent_app_country] => US [patent_app_date] => 1997-08-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 5 [patent_no_of_words] => 1927 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 128 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/905/05905305.pdf [firstpage_image] =>[orig_patent_app_number] => 909401 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4195385 [patent_doc_number] => 06153940 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-11-28 [patent_title] => 'Core metal soldering knob flip-chip technology' [patent_app_type] => 1 [patent_app_number] => 8/836804 [patent_app_country] => US [patent_app_date] => 1997-08-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 18 [patent_no_of_words] => 5617 [patent_no_of_claims] => 38 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 90 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/153/06153940.pdf [firstpage_image] =>[orig_patent_app_number] => 836804 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4227932 [patent_doc_number] => 06011312 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-01-04 [patent_title] => 'Flip-chip semiconductor package' [patent_app_type] => 1 [patent_app_number] => 8/902430 [patent_app_country] => US [patent_app_date] => 1997-07-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 21 [patent_no_of_words] => 3795 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 112 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/011/06011312.pdf [firstpage_image] =>[orig_patent_app_number] => 902430 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3929753 [patent_doc_number] => 05945740 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-08-31 [patent_title] => 'Semiconductor device' [patent_app_type] => 1 [patent_app_number] => 8/901765 [patent_app_country] => US [patent_app_date] => 1997-07-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 11 [patent_no_of_words] => 4575 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 106 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/945/05945740.pdf [firstpage_image] =>[orig_patent_app_number] => 901765 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3998471 [patent_doc_number] => 05892274 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-04-06 [patent_title] => 'Printed circuit board ground plane and high frequency semiconductor combination' [patent_app_type] => 1 [patent_app_number] => 8/900243 [patent_app_country] => US [patent_app_date] => 1997-07-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 9 [patent_no_of_words] => 1714 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 110 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/892/05892274.pdf [firstpage_image] =>[orig_patent_app_number] => 900243 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4049474 [patent_doc_number] => 05912509 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-06-15 [patent_title] => 'MOS semiconductor device and method of manufacturing the same' [patent_app_type] => 1 [patent_app_number] => 8/892907 [patent_app_country] => US [patent_app_date] => 1997-07-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 28 [patent_no_of_words] => 6981 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 78 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/912/05912509.pdf [firstpage_image] =>[orig_patent_app_number] => 892907 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4195341 [patent_doc_number] => 06153937 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-11-28 [patent_title] => 'Semiconductor device and method of the same' [patent_app_type] => 1 [patent_app_number] => 8/893261 [patent_app_country] => US [patent_app_date] => 1997-07-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 6 [patent_no_of_words] => 2705 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 135 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/153/06153937.pdf [firstpage_image] =>[orig_patent_app_number] => 893261 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4230553 [patent_doc_number] => 06088213 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-07-11 [patent_title] => 'Bipolar electrostatic chuck and method of making same' [patent_app_type] => 1 [patent_app_number] => 8/890733 [patent_app_country] => US [patent_app_date] => 1997-07-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 6 [patent_no_of_words] => 3421 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 67 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/088/06088213.pdf [firstpage_image] =>[orig_patent_app_number] => 890733 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3794612 [patent_doc_number] => 05841177 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-11-24 [patent_title] => 'Multicolor light emitting device' [patent_app_type] => 1 [patent_app_number] => 8/890927 [patent_app_country] => US [patent_app_date] => 1997-07-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 11 [patent_no_of_words] => 2325 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 181 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/841/05841177.pdf [firstpage_image] =>[orig_patent_app_number] => 890927 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4176997 [patent_doc_number] => 06140708 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-10-31 [patent_title] => 'Chip scale package and method for manufacture thereof' [patent_app_type] => 1 [patent_app_number] => 8/889834 [patent_app_country] => US [patent_app_date] => 1997-07-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 17 [patent_no_of_words] => 2963 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 112 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/140/06140708.pdf [firstpage_image] =>[orig_patent_app_number] => 889834 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4108647 [patent_doc_number] => 06051877 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-04-18 [patent_title] => 'Semiconductor device and fabrication method' [patent_app_type] => 1 [patent_app_number] => 8/888123 [patent_app_country] => US [patent_app_date] => 1997-07-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 31 [patent_no_of_words] => 7532 [patent_no_of_claims] => 34 [patent_no_of_ind_claims] => 15 [patent_words_short_claim] => 75 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/051/06051877.pdf [firstpage_image] =>[orig_patent_app_number] => 888123 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3845368 [patent_doc_number] => 05847452 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-12-08 [patent_title] => 'Post mounted heat sink method and apparatus' [patent_app_type] => 1 [patent_app_number] => 8/886773 [patent_app_country] => US [patent_app_date] => 1997-06-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 5 [patent_no_of_words] => 2539 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 63 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/847/05847452.pdf [firstpage_image] =>[orig_patent_app_number] => 886773 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4113704 [patent_doc_number] => 06057604 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-05-02 [patent_title] => 'Integrated circuit contact structure having gate electrode protection for self-aligned contacts with zero enclosure' [patent_app_type] => 1 [patent_app_number] => 8/885642 [patent_app_country] => US [patent_app_date] => 1997-06-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 6 [patent_no_of_words] => 2031 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 121 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/057/06057604.pdf [firstpage_image] =>[orig_patent_app_number] => 885642 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3954828 [patent_doc_number] => 05955783 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-09-21 [patent_title] => 'High frequency signal processing chip having signal pins distributed to minimize signal interference' [patent_app_type] => 1 [patent_app_number] => 8/878333 [patent_app_country] => US [patent_app_date] => 1997-06-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 7 [patent_no_of_words] => 7114 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 112 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/955/05955783.pdf [firstpage_image] =>[orig_patent_app_number] => 878333 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3964720 [patent_doc_number] => 05900672 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-05-04 [patent_title] => 'Barrier layer' [patent_app_type] => 1 [patent_app_number] => 8/876915 [patent_app_country] => US [patent_app_date] => 1997-06-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 1846 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 134 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/900/05900672.pdf [firstpage_image] =>[orig_patent_app_number] => 876915 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4180337 [patent_doc_number] => 06084311 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-07-04 [patent_title] => 'Method and apparatus for reducing resin bleed during the formation of a semiconductor device' [patent_app_type] => 1 [patent_app_number] => 8/862093 [patent_app_country] => US [patent_app_date] => 1997-05-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 2378 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 55 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/084/06084311.pdf [firstpage_image] =>[orig_patent_app_number] => 862093 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3964265 [patent_doc_number] => 05900643 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-05-04 [patent_title] => 'Integrated circuit chip structure for improved packaging' [patent_app_type] => 1 [patent_app_number] => 8/858845 [patent_app_country] => US [patent_app_date] => 1997-05-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 4293 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 120 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/900/05900643.pdf [firstpage_image] =>[orig_patent_app_number] => 858845 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4068056 [patent_doc_number] => 05895973 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-04-20 [patent_title] => 'Electronic component assembly for maintaining component alignment during soldering' [patent_app_type] => 1 [patent_app_number] => 8/858413 [patent_app_country] => US [patent_app_date] => 1997-05-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 7 [patent_no_of_words] => 4893 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 189 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/895/05895973.pdf [firstpage_image] =>[orig_patent_app_number] => 858413 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3948001 [patent_doc_number] => 05982043 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-11-09 [patent_title] => 'Semiconductor device having two or more bonding option pads' [patent_app_type] => 1 [patent_app_number] => 8/857443 [patent_app_country] => US [patent_app_date] => 1997-05-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 7 [patent_no_of_words] => 3310 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 173 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/982/05982043.pdf [firstpage_image] =>[orig_patent_app_number] => 857443 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4020119 [patent_doc_number] => 05880519 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-03-09 [patent_title] => 'Moisture barrier gap fill structure and method for making the same' [patent_app_type] => 1 [patent_app_number] => 8/856949 [patent_app_country] => US [patent_app_date] => 1997-05-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 14 [patent_no_of_words] => 5297 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 179 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/880/05880519.pdf [firstpage_image] =>[orig_patent_app_number] => 856949 [rel_patent_id] =>[rel_patent_doc_number] =>)