Jasmine Jhihan B. Clark

Array ( [id] => 4027328 [patent_doc_number] => 05925933 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-07-20 [patent_title] => 'Interconnect structure using Al.sub.2 -Cu for an integrated circuit chip' [patent_app_type] => 1 [patent_app_number] => 8/729561 [patent_app_country] => US [patent_app_date] => 1996-10-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 8 [patent_no_of_words] => 4427 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 190 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/925/05925933.pdf [firstpage_image] =>[orig_patent_app_number] => 729561 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3892252 [patent_doc_number] => 05894160 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-04-13 [patent_title] => 'Method of forming a landing pad structure in an integrated circuit' [patent_app_type] => 1 [patent_app_number] => 8/725621 [patent_app_country] => US [patent_app_date] => 1996-10-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 4053 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 130 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/894/05894160.pdf [firstpage_image] =>[orig_patent_app_number] => 725621 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3878812 [patent_doc_number] => 05763901 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-06-09 [patent_title] => 'Semiconductor light-emitting device and method for manufacturing the device' [patent_app_type] => 1 [patent_app_number] => 8/720819 [patent_app_country] => US [patent_app_date] => 1996-10-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 22 [patent_no_of_words] => 3700 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 215 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/763/05763901.pdf [firstpage_image] =>[orig_patent_app_number] => 720819 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4020054 [patent_doc_number] => 05880515 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-03-09 [patent_title] => 'Circuit isolation utilizing MeV implantation' [patent_app_type] => 1 [patent_app_number] => 8/720595 [patent_app_country] => US [patent_app_date] => 1996-09-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 1120 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 31 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/880/05880515.pdf [firstpage_image] =>[orig_patent_app_number] => 720595 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3780496 [patent_doc_number] => 05808358 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-09-15 [patent_title] => 'Packaging electrical circuits' [patent_app_type] => 1 [patent_app_number] => 8/715785 [patent_app_country] => US [patent_app_date] => 1996-09-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 37 [patent_no_of_words] => 8585 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 88 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/808/05808358.pdf [firstpage_image] =>[orig_patent_app_number] => 715785 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3987967 [patent_doc_number] => 05861680 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-01-19 [patent_title] => 'Photonic device and process for fabricating the same' [patent_app_type] => 1 [patent_app_number] => 8/716113 [patent_app_country] => US [patent_app_date] => 1996-09-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 3 [patent_no_of_words] => 3719 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 81 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/861/05861680.pdf [firstpage_image] =>[orig_patent_app_number] => 716113 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3866137 [patent_doc_number] => 05796171 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-08-18 [patent_title] => 'Progressive staggered bonding pads' [patent_app_type] => 1 [patent_app_number] => 8/712981 [patent_app_country] => US [patent_app_date] => 1996-09-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 3039 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 131 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/796/05796171.pdf [firstpage_image] =>[orig_patent_app_number] => 712981 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3947989 [patent_doc_number] => 05982042 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-11-09 [patent_title] => 'Semiconductor wafer including semiconductor device' [patent_app_type] => 1 [patent_app_number] => 8/712611 [patent_app_country] => US [patent_app_date] => 1996-09-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 24 [patent_no_of_words] => 3933 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 92 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/982/05982042.pdf [firstpage_image] =>[orig_patent_app_number] => 712611 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4148146 [patent_doc_number] => 06031283 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-02-29 [patent_title] => 'Integrated circuit package' [patent_app_type] => 1 [patent_app_number] => 8/708857 [patent_app_country] => US [patent_app_date] => 1996-09-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 5 [patent_no_of_words] => 2262 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 92 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/031/06031283.pdf [firstpage_image] =>[orig_patent_app_number] => 708857 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3862194 [patent_doc_number] => 05705855 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-01-06 [patent_title] => 'Integrated circuit for directly attaching to a glass substrate and method for manufacturing the same' [patent_app_type] => 1 [patent_app_number] => 8/709421 [patent_app_country] => US [patent_app_date] => 1996-09-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 11 [patent_no_of_words] => 4357 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 147 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/705/05705855.pdf [firstpage_image] =>[orig_patent_app_number] => 709421 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3788702 [patent_doc_number] => 05821608 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-10-13 [patent_title] => 'Laterally situated stress/strain relieving lead for a semiconductor chip package' [patent_app_type] => 1 [patent_app_number] => 8/709127 [patent_app_country] => US [patent_app_date] => 1996-09-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 19 [patent_no_of_words] => 4959 [patent_no_of_claims] => 39 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 113 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/821/05821608.pdf [firstpage_image] =>[orig_patent_app_number] => 709127 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4038914 [patent_doc_number] => 05942804 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-08-24 [patent_title] => 'Circuit structure having a matrix of active devices' [patent_app_type] => 1 [patent_app_number] => 8/697927 [patent_app_country] => US [patent_app_date] => 1996-09-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 11 [patent_no_of_words] => 3824 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 98 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/942/05942804.pdf [firstpage_image] =>[orig_patent_app_number] => 697927 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3834972 [patent_doc_number] => 05760478 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-06-02 [patent_title] => 'Clock skew minimization system and method for integrated circuits' [patent_app_type] => 1 [patent_app_number] => 8/700261 [patent_app_country] => US [patent_app_date] => 1996-08-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 9 [patent_no_of_words] => 3159 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 66 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/760/05760478.pdf [firstpage_image] =>[orig_patent_app_number] => 700261 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4062321 [patent_doc_number] => 05864172 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-01-26 [patent_title] => 'Low dielectric constant insulation layer for integrated circuit structure and method of making same' [patent_app_type] => 1 [patent_app_number] => 8/694770 [patent_app_country] => US [patent_app_date] => 1996-08-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 5 [patent_no_of_words] => 4553 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 91 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/864/05864172.pdf [firstpage_image] =>[orig_patent_app_number] => 694770 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4139718 [patent_doc_number] => 06121658 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-09-19 [patent_title] => 'Deep mesa isolation' [patent_app_type] => 1 [patent_app_number] => 8/695495 [patent_app_country] => US [patent_app_date] => 1996-08-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 9 [patent_no_of_words] => 3941 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 124 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/121/06121658.pdf [firstpage_image] =>[orig_patent_app_number] => 695495 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3780655 [patent_doc_number] => 05757082 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-05-26 [patent_title] => 'Semiconductor chips, devices incorporating same and method of making same' [patent_app_type] => 1 [patent_app_number] => 8/688427 [patent_app_country] => US [patent_app_date] => 1996-07-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 9 [patent_no_of_words] => 2770 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 156 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/757/05757082.pdf [firstpage_image] =>[orig_patent_app_number] => 688427 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3893143 [patent_doc_number] => 05723902 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-03-03 [patent_title] => 'Surface mounting type electronic component' [patent_app_type] => 1 [patent_app_number] => 8/681967 [patent_app_country] => US [patent_app_date] => 1996-07-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 13 [patent_no_of_words] => 2766 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 93 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/723/05723902.pdf [firstpage_image] =>[orig_patent_app_number] => 681967 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3820768 [patent_doc_number] => 05789797 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-08-04 [patent_title] => 'Semiconductor device that suppresses electromagnetic noise' [patent_app_type] => 1 [patent_app_number] => 8/687681 [patent_app_country] => US [patent_app_date] => 1996-07-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 19 [patent_no_of_words] => 6507 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 130 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/789/05789797.pdf [firstpage_image] =>[orig_patent_app_number] => 687681 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4070115 [patent_doc_number] => 05866941 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-02-02 [patent_title] => 'Ultra thin, leadless and molded surface mount integrated circuit package' [patent_app_type] => 1 [patent_app_number] => 8/690211 [patent_app_country] => US [patent_app_date] => 1996-07-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 13 [patent_no_of_words] => 3519 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 147 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/866/05866941.pdf [firstpage_image] =>[orig_patent_app_number] => 690211 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3865264 [patent_doc_number] => 05793117 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-08-11 [patent_title] => 'Semiconductor device and method of fabricating the same' [patent_app_type] => 1 [patent_app_number] => 8/684617 [patent_app_country] => US [patent_app_date] => 1996-07-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 23 [patent_no_of_words] => 5973 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 84 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/793/05793117.pdf [firstpage_image] =>[orig_patent_app_number] => 684617 [rel_patent_id] =>[rel_patent_doc_number] =>)