Jasmine Jhihan B. Clark

Array ( [id] => 3706029 [patent_doc_number] => 05646450 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-07-08 [patent_title] => 'Semiconductor structures and method of manufacturing' [patent_app_type] => 1 [patent_app_number] => 8/594511 [patent_app_country] => US [patent_app_date] => 1996-01-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 2700 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 105 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/646/05646450.pdf [firstpage_image] =>[orig_patent_app_number] => 594511 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3729996 [patent_doc_number] => 05701033 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-12-23 [patent_title] => 'Semiconductor device' [patent_app_type] => 1 [patent_app_number] => 8/593965 [patent_app_country] => US [patent_app_date] => 1996-01-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 10 [patent_no_of_words] => 3945 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 161 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/701/05701033.pdf [firstpage_image] =>[orig_patent_app_number] => 593965 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3954312 [patent_doc_number] => 05977629 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-11-02 [patent_title] => 'Condensed memory matrix' [patent_app_type] => 1 [patent_app_number] => 8/590775 [patent_app_country] => US [patent_app_date] => 1996-01-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 6 [patent_no_of_words] => 1927 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 177 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/977/05977629.pdf [firstpage_image] =>[orig_patent_app_number] => 590775 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3896260 [patent_doc_number] => 05834830 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-11-10 [patent_title] => 'LOC (lead on chip) package and fabricating method thereof' [patent_app_type] => 1 [patent_app_number] => 8/588789 [patent_app_country] => US [patent_app_date] => 1996-01-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 1723 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 91 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/834/05834830.pdf [firstpage_image] =>[orig_patent_app_number] => 588789 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3707297 [patent_doc_number] => 05675181 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-10-07 [patent_title] => 'Zirconia-added alumina substrate with direct bonding of copper' [patent_app_type] => 1 [patent_app_number] => 8/588680 [patent_app_country] => US [patent_app_date] => 1996-01-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 19 [patent_no_of_words] => 7628 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 36 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/675/05675181.pdf [firstpage_image] =>[orig_patent_app_number] => 588680 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4031010 [patent_doc_number] => 05883437 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-03-16 [patent_title] => 'Method and apparatus for inspection and correction of wiring of electronic circuit and for manufacture thereof' [patent_app_type] => 1 [patent_app_number] => 8/580531 [patent_app_country] => US [patent_app_date] => 1995-12-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 24 [patent_figures_cnt] => 77 [patent_no_of_words] => 28375 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 89 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/883/05883437.pdf [firstpage_image] =>[orig_patent_app_number] => 580531 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3789294 [patent_doc_number] => RE035827 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-06-23 [patent_title] => 'Surface field effect transistor with depressed source and/or drain areas for ULSI integrated devices' [patent_app_type] => 2 [patent_app_number] => 8/575846 [patent_app_country] => US [patent_app_date] => 1995-12-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 9 [patent_no_of_words] => 3356 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 17 [patent_words_short_claim] => 304 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/RE/035/RE035827.pdf [firstpage_image] =>[orig_patent_app_number] => 575846 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3780616 [patent_doc_number] => 05757079 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-05-26 [patent_title] => 'Method for repairing defective electrical connections on multi-layer thin film (MLTF) electronic packages and the resulting MLTF structure' [patent_app_type] => 1 [patent_app_number] => 8/577677 [patent_app_country] => US [patent_app_date] => 1995-12-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 10 [patent_no_of_words] => 3965 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 133 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/757/05757079.pdf [firstpage_image] =>[orig_patent_app_number] => 577677 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3653057 [patent_doc_number] => 05684333 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-11-04 [patent_title] => 'Wafer structure in a semiconductor device manufacturing process' [patent_app_type] => 1 [patent_app_number] => 8/571513 [patent_app_country] => US [patent_app_date] => 1995-12-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 11 [patent_no_of_words] => 2889 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 157 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/684/05684333.pdf [firstpage_image] =>[orig_patent_app_number] => 571513 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3980821 [patent_doc_number] => 05917236 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-06-29 [patent_title] => 'Packaging system for field effects transistors' [patent_app_type] => 1 [patent_app_number] => 8/569443 [patent_app_country] => US [patent_app_date] => 1995-12-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 16 [patent_no_of_words] => 2261 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 75 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/917/05917236.pdf [firstpage_image] =>[orig_patent_app_number] => 569443 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3794790 [patent_doc_number] => 05841189 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-11-24 [patent_title] => 'Semiconductor device and manufacturing method thereof' [patent_app_type] => 1 [patent_app_number] => 8/567525 [patent_app_country] => US [patent_app_date] => 1995-12-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 16 [patent_no_of_words] => 9073 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 102 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/841/05841189.pdf [firstpage_image] =>[orig_patent_app_number] => 567525 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3668624 [patent_doc_number] => 05668383 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-09-16 [patent_title] => 'Semiconductor device for bidirectional non-conducted optical data transmission' [patent_app_type] => 1 [patent_app_number] => 8/554239 [patent_app_country] => US [patent_app_date] => 1995-11-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 3 [patent_no_of_words] => 1378 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 131 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/668/05668383.pdf [firstpage_image] =>[orig_patent_app_number] => 554239 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3732626 [patent_doc_number] => 05652466 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-07-29 [patent_title] => 'Package for a semiconductor element' [patent_app_type] => 1 [patent_app_number] => 8/551849 [patent_app_country] => US [patent_app_date] => 1995-11-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 2 [patent_no_of_words] => 3501 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 118 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/652/05652466.pdf [firstpage_image] =>[orig_patent_app_number] => 551849 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3513767 [patent_doc_number] => 05587608 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-12-24 [patent_title] => 'Structure heat sink for power semiconductors' [patent_app_type] => 1 [patent_app_number] => 8/549231 [patent_app_country] => US [patent_app_date] => 1995-10-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 8 [patent_no_of_words] => 2315 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 301 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/587/05587608.pdf [firstpage_image] =>[orig_patent_app_number] => 549231 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3782424 [patent_doc_number] => 05818112 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-10-06 [patent_title] => 'Arrangement for capacitive signal transmission between the chip layers of a vertically integrated circuit' [patent_app_type] => 1 [patent_app_number] => 8/549201 [patent_app_country] => US [patent_app_date] => 1995-10-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 9 [patent_no_of_words] => 3521 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 237 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/818/05818112.pdf [firstpage_image] =>[orig_patent_app_number] => 549201 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3660336 [patent_doc_number] => 05623162 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-04-22 [patent_title] => 'Lead frame having cut-out wing leads' [patent_app_type] => 1 [patent_app_number] => 8/549529 [patent_app_country] => US [patent_app_date] => 1995-10-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 10 [patent_no_of_words] => 3980 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 148 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/623/05623162.pdf [firstpage_image] =>[orig_patent_app_number] => 549529 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3692536 [patent_doc_number] => 05696405 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-12-09 [patent_title] => 'Microelectronic package with device cooling' [patent_app_type] => 1 [patent_app_number] => 8/542995 [patent_app_country] => US [patent_app_date] => 1995-10-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 1591 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 76 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/696/05696405.pdf [firstpage_image] =>[orig_patent_app_number] => 542995 [rel_patent_id] =>[rel_patent_doc_number] =>)