Jasmine Jhihan B. Clark

Array ( [id] => 3845631 [patent_doc_number] => 05744856 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-04-28 [patent_title] => 'Non-square die for integrated circuits and systems containing the same' [patent_app_type] => 1 [patent_app_number] => 8/476431 [patent_app_country] => US [patent_app_date] => 1995-06-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 23 [patent_no_of_words] => 13998 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 147 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/744/05744856.pdf [firstpage_image] =>[orig_patent_app_number] => 476431 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4222739 [patent_doc_number] => 06111321 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-08-29 [patent_title] => 'Ball limiting metalization process for interconnection' [patent_app_type] => 1 [patent_app_number] => 8/480109 [patent_app_country] => US [patent_app_date] => 1995-06-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 2169 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 148 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/111/06111321.pdf [firstpage_image] =>[orig_patent_app_number] => 480109 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3668660 [patent_doc_number] => 05598026 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-01-28 [patent_title] => 'Low dielectric constant insulation layer for integrated circuit structure and method of making same' [patent_app_type] => 1 [patent_app_number] => 8/464309 [patent_app_country] => US [patent_app_date] => 1995-06-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 5 [patent_no_of_words] => 4557 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 210 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/598/05598026.pdf [firstpage_image] =>[orig_patent_app_number] => 464309 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3776323 [patent_doc_number] => 05773891 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-06-30 [patent_title] => 'Integrated circuit method for and structure with narrow line widths' [patent_app_type] => 1 [patent_app_number] => 8/460993 [patent_app_country] => US [patent_app_date] => 1995-06-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 17 [patent_no_of_words] => 3555 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 89 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/773/05773891.pdf [firstpage_image] =>[orig_patent_app_number] => 460993 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3665244 [patent_doc_number] => 05656855 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-08-12 [patent_title] => 'Lead frame and method for manufacturing same' [patent_app_type] => 1 [patent_app_number] => 8/463961 [patent_app_country] => US [patent_app_date] => 1995-06-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 37 [patent_no_of_words] => 8223 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 111 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/656/05656855.pdf [firstpage_image] =>[orig_patent_app_number] => 463961 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3590657 [patent_doc_number] => 05552637 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-09-03 [patent_title] => 'Semiconductor device' [patent_app_type] => 1 [patent_app_number] => 8/455037 [patent_app_country] => US [patent_app_date] => 1995-05-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 16 [patent_no_of_words] => 5298 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 144 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/552/05552637.pdf [firstpage_image] =>[orig_patent_app_number] => 455037 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3638317 [patent_doc_number] => 05631498 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-05-20 [patent_title] => 'Thin film metallization process for improved metal to substrate adhesion' [patent_app_type] => 1 [patent_app_number] => 8/444667 [patent_app_country] => US [patent_app_date] => 1995-05-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 9 [patent_no_of_words] => 6962 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 81 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/631/05631498.pdf [firstpage_image] =>[orig_patent_app_number] => 444667 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3748360 [patent_doc_number] => 05801441 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-09-01 [patent_title] => 'Microelectronic mounting with multiple lead deformation and bonding' [patent_app_type] => 1 [patent_app_number] => 8/440665 [patent_app_country] => US [patent_app_date] => 1995-05-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 30 [patent_no_of_words] => 13108 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 132 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/801/05801441.pdf [firstpage_image] =>[orig_patent_app_number] => 440665 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3628791 [patent_doc_number] => 05608247 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-03-04 [patent_title] => 'Storage capacitor structures using CVD tin on hemispherical grain silicon' [patent_app_type] => 1 [patent_app_number] => 8/440573 [patent_app_country] => US [patent_app_date] => 1995-05-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 10 [patent_no_of_words] => 2401 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 31 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/608/05608247.pdf [firstpage_image] =>[orig_patent_app_number] => 440573 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3845588 [patent_doc_number] => 05847465 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-12-08 [patent_title] => 'Contacts for semiconductor devices' [patent_app_type] => 1 [patent_app_number] => 8/436165 [patent_app_country] => US [patent_app_date] => 1995-05-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 1616 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 171 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/847/05847465.pdf [firstpage_image] =>[orig_patent_app_number] => 436165 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3520277 [patent_doc_number] => 05576577 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-11-19 [patent_title] => 'Multi-layer lead-frame for a semiconductor device' [patent_app_type] => 1 [patent_app_number] => 8/434733 [patent_app_country] => US [patent_app_date] => 1995-05-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 2332 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 146 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/576/05576577.pdf [firstpage_image] =>[orig_patent_app_number] => 434733 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3663227 [patent_doc_number] => 05592021 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-01-07 [patent_title] => 'Clamp for securing a power device to a heatsink' [patent_app_type] => 1 [patent_app_number] => 8/428997 [patent_app_country] => US [patent_app_date] => 1995-04-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 2971 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 100 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/592/05592021.pdf [firstpage_image] =>[orig_patent_app_number] => 428997 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3654235 [patent_doc_number] => 05606188 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-02-25 [patent_title] => 'Fabrication process and structure for a contacted-body silicon-on-insulator dynamic random access memory' [patent_app_type] => 1 [patent_app_number] => 8/428968 [patent_app_country] => US [patent_app_date] => 1995-04-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 10 [patent_no_of_words] => 3356 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 120 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/606/05606188.pdf [firstpage_image] =>[orig_patent_app_number] => 428968 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3654235 [patent_doc_number] => 05606188 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-02-25 [patent_title] => 'Fabrication process and structure for a contacted-body silicon-on-insulator dynamic random access memory' [patent_app_type] => 1 [patent_app_number] => 8/428968 [patent_app_country] => US [patent_app_date] => 1995-04-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 10 [patent_no_of_words] => 3356 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 120 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/606/05606188.pdf [firstpage_image] =>[orig_patent_app_number] => 428968 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3654235 [patent_doc_number] => 05606188 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-02-25 [patent_title] => 'Fabrication process and structure for a contacted-body silicon-on-insulator dynamic random access memory' [patent_app_type] => 1 [patent_app_number] => 8/428968 [patent_app_country] => US [patent_app_date] => 1995-04-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 10 [patent_no_of_words] => 3356 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 120 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/606/05606188.pdf [firstpage_image] =>[orig_patent_app_number] => 428968 [rel_patent_id] =>[rel_patent_doc_number] =>)