
Jasmine Jhihan B. Clark
Examiner (ID: 17130, Phone: (571)272-1726 , Office: P/2816 )
| Most Active Art Unit | 2815 |
| Art Unit(s) | 2815, 2899, 3621, 2816, 2503 |
| Total Applications | 3065 |
| Issued Applications | 2831 |
| Pending Applications | 98 |
| Abandoned Applications | 163 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 11200996
[patent_doc_number] => 09431215
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-08-30
[patent_title] => 'Chip packaging structures and treatment methods thereof'
[patent_app_type] => utility
[patent_app_number] => 14/681234
[patent_app_country] => US
[patent_app_date] => 2015-04-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 4
[patent_no_of_words] => 6631
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 158
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14681234
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/681234 | Chip packaging structures and treatment methods thereof | Apr 7, 2015 | Issued |
Array
(
[id] => 10597371
[patent_doc_number] => 09318465
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-04-19
[patent_title] => 'Methods for forming a semiconductor device package'
[patent_app_type] => utility
[patent_app_number] => 14/681149
[patent_app_country] => US
[patent_app_date] => 2015-04-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 23
[patent_no_of_words] => 5997
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14681149
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/681149 | Methods for forming a semiconductor device package | Apr 7, 2015 | Issued |
Array
(
[id] => 10570240
[patent_doc_number] => 09293419
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-03-22
[patent_title] => 'Semiconductor package and semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 14/680039
[patent_app_country] => US
[patent_app_date] => 2015-04-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 12
[patent_no_of_words] => 6888
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 161
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14680039
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/680039 | Semiconductor package and semiconductor device | Apr 5, 2015 | Issued |
Array
(
[id] => 10394801
[patent_doc_number] => 20150279808
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-10-01
[patent_title] => 'CHIP PACKAGE AND METHOD FOR FORMING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 14/673657
[patent_app_country] => US
[patent_app_date] => 2015-03-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 5855
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14673657
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/673657 | Chip package and method for forming the same | Mar 29, 2015 | Issued |
Array
(
[id] => 10604091
[patent_doc_number] => 09324661
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-04-26
[patent_title] => 'Semiconductor package and method of manufacturing the same'
[patent_app_type] => utility
[patent_app_number] => 14/673852
[patent_app_country] => US
[patent_app_date] => 2015-03-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 11577
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 64
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14673852
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/673852 | Semiconductor package and method of manufacturing the same | Mar 29, 2015 | Issued |
Array
(
[id] => 10394730
[patent_doc_number] => 20150279737
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-10-01
[patent_title] => 'METHOD FOR PREPARING SILICIDE OF A SEMICONDUCTOR DEVICE AND A SOURCE/DRAIN FOR USE IN THE SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 14/670995
[patent_app_country] => US
[patent_app_date] => 2015-03-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 4012
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14670995
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/670995 | METHOD FOR PREPARING SILICIDE OF A SEMICONDUCTOR DEVICE AND A SOURCE/DRAIN FOR USE IN THE SEMICONDUCTOR DEVICE | Mar 26, 2015 | Abandoned |
Array
(
[id] => 10409919
[patent_doc_number] => 20150294928
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-10-15
[patent_title] => 'SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 14/669169
[patent_app_country] => US
[patent_app_date] => 2015-03-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 22
[patent_no_of_words] => 14472
[patent_no_of_claims] => 33
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14669169
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/669169 | Semiconductor device | Mar 25, 2015 | Issued |
Array
(
[id] => 11524530
[patent_doc_number] => 09607941
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-03-28
[patent_title] => 'Conductive via structure and fabrication method thereof'
[patent_app_type] => utility
[patent_app_number] => 14/669527
[patent_app_country] => US
[patent_app_date] => 2015-03-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 14
[patent_no_of_words] => 2546
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 69
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14669527
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/669527 | Conductive via structure and fabrication method thereof | Mar 25, 2015 | Issued |
Array
(
[id] => 11336792
[patent_doc_number] => 20160362546
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-12-15
[patent_title] => 'LIQUID RESIN COMPOSITION, CURED PRODUCT, WIRING STRUCTURE, AND PACKAGE USING WIRING STRUCTURE'
[patent_app_type] => utility
[patent_app_number] => 15/120768
[patent_app_country] => US
[patent_app_date] => 2015-03-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 12349
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15120768
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/120768 | Liquid resin composition, cured product, wiring structure, and package using wiring structure | Mar 23, 2015 | Issued |
Array
(
[id] => 11079209
[patent_doc_number] => 20160276173
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-09-22
[patent_title] => 'POWER DISTRIBUTION IMPROVEMENT USING PSEUDO-ESR CONTROL OF AN EMBEDDED PASSIVE CAPACITOR'
[patent_app_type] => utility
[patent_app_number] => 14/663342
[patent_app_country] => US
[patent_app_date] => 2015-03-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 7518
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14663342
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/663342 | Power distribution improvement using pseudo-ESR control of an embedded passive capacitor | Mar 18, 2015 | Issued |
Array
(
[id] => 10385228
[patent_doc_number] => 20150270236
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-09-24
[patent_title] => 'CHIP PACKAGE AND METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 14/662151
[patent_app_country] => US
[patent_app_date] => 2015-03-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4435
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14662151
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/662151 | Chip package and method thereof | Mar 17, 2015 | Issued |
Array
(
[id] => 11776148
[patent_doc_number] => 09385100
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2016-07-05
[patent_title] => 'Integrated circuit packaging system with surface treatment and method of manufacture thereof'
[patent_app_type] => utility
[patent_app_number] => 14/659905
[patent_app_country] => US
[patent_app_date] => 2015-03-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 21
[patent_no_of_words] => 5750
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14659905
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/659905 | Integrated circuit packaging system with surface treatment and method of manufacture thereof | Mar 16, 2015 | Issued |
Array
(
[id] => 10604101
[patent_doc_number] => 09324671
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-04-26
[patent_title] => 'Metal pillar bump packaging strctures and fabrication methods thereof'
[patent_app_type] => utility
[patent_app_number] => 14/660376
[patent_app_country] => US
[patent_app_date] => 2015-03-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 8
[patent_no_of_words] => 4732
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 117
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14660376
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/660376 | Metal pillar bump packaging strctures and fabrication methods thereof | Mar 16, 2015 | Issued |
Array
(
[id] => 10151835
[patent_doc_number] => 09184133
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-11-10
[patent_title] => 'Graphene wiring and semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 14/658442
[patent_app_country] => US
[patent_app_date] => 2015-03-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 16
[patent_no_of_words] => 5103
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 87
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14658442
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/658442 | Graphene wiring and semiconductor device | Mar 15, 2015 | Issued |
Array
(
[id] => 11079271
[patent_doc_number] => 20160276235
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-09-22
[patent_title] => 'STRUCTURE FOR DIE PROBING'
[patent_app_type] => utility
[patent_app_number] => 14/658951
[patent_app_country] => US
[patent_app_date] => 2015-03-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 23
[patent_no_of_words] => 5334
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14658951
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/658951 | Structure for die probing | Mar 15, 2015 | Issued |
Array
(
[id] => 10385191
[patent_doc_number] => 20150270198
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-09-24
[patent_title] => 'INTEGRATED CIRCUIT ARRANGEMENT'
[patent_app_type] => utility
[patent_app_number] => 14/658479
[patent_app_country] => US
[patent_app_date] => 2015-03-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 5638
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14658479
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/658479 | Integrated circuit arrangement | Mar 15, 2015 | Issued |
Array
(
[id] => 11489419
[patent_doc_number] => 09595492
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-03-14
[patent_title] => 'Device manufacture and packaging method thereof'
[patent_app_type] => utility
[patent_app_number] => 14/658540
[patent_app_country] => US
[patent_app_date] => 2015-03-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 33
[patent_no_of_words] => 8609
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 78
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14658540
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/658540 | Device manufacture and packaging method thereof | Mar 15, 2015 | Issued |
Array
(
[id] => 11770384
[patent_doc_number] => 09379080
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-06-28
[patent_title] => 'Method and apparatus for a conductive pillar structure'
[patent_app_type] => utility
[patent_app_number] => 14/657893
[patent_app_country] => US
[patent_app_date] => 2015-03-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 8
[patent_no_of_words] => 3440
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14657893
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/657893 | Method and apparatus for a conductive pillar structure | Mar 12, 2015 | Issued |
Array
(
[id] => 10118604
[patent_doc_number] => 09153492
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-10-06
[patent_title] => 'Semiconductor device and method for fabricating the same'
[patent_app_type] => utility
[patent_app_number] => 14/645349
[patent_app_country] => US
[patent_app_date] => 2015-03-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 20
[patent_no_of_words] => 5805
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14645349
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/645349 | Semiconductor device and method for fabricating the same | Mar 10, 2015 | Issued |
Array
(
[id] => 10294555
[patent_doc_number] => 20150179554
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-06-25
[patent_title] => 'SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 14/637565
[patent_app_country] => US
[patent_app_date] => 2015-03-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3093
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14637565
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/637565 | Semiconductor device | Mar 3, 2015 | Issued |