
Jasmine Jhihan B. Clark
Examiner (ID: 17130, Phone: (571)272-1726 , Office: P/2816 )
| Most Active Art Unit | 2815 |
| Art Unit(s) | 2815, 2899, 3621, 2816, 2503 |
| Total Applications | 3065 |
| Issued Applications | 2831 |
| Pending Applications | 98 |
| Abandoned Applications | 163 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 11207919
[patent_doc_number] => 09437551
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-09-06
[patent_title] => 'Concentric bump design for the alignment in die stacking'
[patent_app_type] => utility
[patent_app_number] => 14/179854
[patent_app_country] => US
[patent_app_date] => 2014-02-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 21
[patent_no_of_words] => 4465
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14179854
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/179854 | Concentric bump design for the alignment in die stacking | Feb 12, 2014 | Issued |
Array
(
[id] => 10106744
[patent_doc_number] => 09142528
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-09-22
[patent_title] => 'Semiconductor device with an interlocking structure'
[patent_app_type] => utility
[patent_app_number] => 14/179263
[patent_app_country] => US
[patent_app_date] => 2014-02-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 23
[patent_no_of_words] => 5514
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 97
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14179263
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/179263 | Semiconductor device with an interlocking structure | Feb 11, 2014 | Issued |
Array
(
[id] => 10151852
[patent_doc_number] => 09184149
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-11-10
[patent_title] => 'Semiconductor device with an interlocking wire bond'
[patent_app_type] => utility
[patent_app_number] => 14/179397
[patent_app_country] => US
[patent_app_date] => 2014-02-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 21
[patent_no_of_words] => 7010
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 81
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14179397
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/179397 | Semiconductor device with an interlocking wire bond | Feb 11, 2014 | Issued |
Array
(
[id] => 10059998
[patent_doc_number] => 09099363
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2015-08-04
[patent_title] => 'Substrate with corner cut-outs and semiconductor device assembled therewith'
[patent_app_type] => utility
[patent_app_number] => 14/178294
[patent_app_country] => US
[patent_app_date] => 2014-02-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 14
[patent_no_of_words] => 3142
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 121
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14178294
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/178294 | Substrate with corner cut-outs and semiconductor device assembled therewith | Feb 11, 2014 | Issued |
Array
(
[id] => 10343702
[patent_doc_number] => 20150228707
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-08-13
[patent_title] => 'INDUCTOR DESIGN ON FLOATING UBM BALLS FOR WAFER LEVEL PACKAGE (WLP)'
[patent_app_type] => utility
[patent_app_number] => 14/179202
[patent_app_country] => US
[patent_app_date] => 2014-02-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 5954
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14179202
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/179202 | Inductor design on floating UBM balls for wafer level package (WLP) | Feb 11, 2014 | Issued |
Array
(
[id] => 10172226
[patent_doc_number] => 09202939
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-12-01
[patent_title] => 'Schottky diode and method for fabricating the same'
[patent_app_type] => utility
[patent_app_number] => 14/177231
[patent_app_country] => US
[patent_app_date] => 2014-02-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 2
[patent_no_of_words] => 2771
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 87
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14177231
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/177231 | Schottky diode and method for fabricating the same | Feb 10, 2014 | Issued |
Array
(
[id] => 10165477
[patent_doc_number] => 09196710
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-11-24
[patent_title] => 'Integrated circuits with relaxed silicon / germanium fins'
[patent_app_type] => utility
[patent_app_number] => 14/177800
[patent_app_country] => US
[patent_app_date] => 2014-02-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 11
[patent_no_of_words] => 5537
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 88
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14177800
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/177800 | Integrated circuits with relaxed silicon / germanium fins | Feb 10, 2014 | Issued |
Array
(
[id] => 10537946
[patent_doc_number] => 09263584
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-02-16
[patent_title] => 'Field effect transistors employing a thin channel region on a crystalline insulator structure'
[patent_app_type] => utility
[patent_app_number] => 14/177313
[patent_app_country] => US
[patent_app_date] => 2014-02-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 19
[patent_no_of_words] => 6794
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14177313
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/177313 | Field effect transistors employing a thin channel region on a crystalline insulator structure | Feb 10, 2014 | Issued |
Array
(
[id] => 10195797
[patent_doc_number] => 09224712
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-12-29
[patent_title] => '3D bond and assembly process for severely bowed interposer die'
[patent_app_type] => utility
[patent_app_number] => 14/177348
[patent_app_country] => US
[patent_app_date] => 2014-02-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 11
[patent_no_of_words] => 6339
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 155
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14177348
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/177348 | 3D bond and assembly process for severely bowed interposer die | Feb 10, 2014 | Issued |
Array
(
[id] => 10178912
[patent_doc_number] => 09209125
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-12-08
[patent_title] => 'Semiconductor device and manufacturing method of the same'
[patent_app_type] => utility
[patent_app_number] => 14/176993
[patent_app_country] => US
[patent_app_date] => 2014-02-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 44
[patent_no_of_words] => 5304
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 77
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14176993
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/176993 | Semiconductor device and manufacturing method of the same | Feb 9, 2014 | Issued |
Array
(
[id] => 10125317
[patent_doc_number] => 09159683
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-10-13
[patent_title] => 'Methods for etching copper during the fabrication of integrated circuits'
[patent_app_type] => utility
[patent_app_number] => 14/176697
[patent_app_country] => US
[patent_app_date] => 2014-02-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 9
[patent_no_of_words] => 4263
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14176697
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/176697 | Methods for etching copper during the fabrication of integrated circuits | Feb 9, 2014 | Issued |
Array
(
[id] => 10876959
[patent_doc_number] => 08901749
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-12-02
[patent_title] => 'Semiconductor packages and electronic systems including the same'
[patent_app_type] => utility
[patent_app_number] => 14/170972
[patent_app_country] => US
[patent_app_date] => 2014-02-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 8
[patent_no_of_words] => 4475
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 137
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14170972
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/170972 | Semiconductor packages and electronic systems including the same | Feb 2, 2014 | Issued |
Array
(
[id] => 10518772
[patent_doc_number] => 09245826
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-01-26
[patent_title] => 'Anchor vias for improved backside metal adhesion to semiconductor substrate'
[patent_app_type] => utility
[patent_app_number] => 14/165377
[patent_app_country] => US
[patent_app_date] => 2014-01-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 11
[patent_no_of_words] => 4073
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14165377
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/165377 | Anchor vias for improved backside metal adhesion to semiconductor substrate | Jan 26, 2014 | Issued |
Array
(
[id] => 9633276
[patent_doc_number] => 20140211384
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-07-31
[patent_title] => 'METHOD OF MANUFACTURING ELECTRONIC DEVICE, ELECTRONIC DEVICE, ELECTRONIC APPARATUS, AND MOVING OBJECT'
[patent_app_type] => utility
[patent_app_number] => 14/164807
[patent_app_country] => US
[patent_app_date] => 2014-01-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 15478
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14164807
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/164807 | Method of manufacturing electronic device, electronic device, electronic apparatus, and moving object | Jan 26, 2014 | Issued |
Array
(
[id] => 10870903
[patent_doc_number] => 08896104
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-11-25
[patent_title] => 'Semiconductor device, manufacturing method for semiconductor device, electronic component, circuit substrate, and electronic apparatus'
[patent_app_type] => utility
[patent_app_number] => 14/156806
[patent_app_country] => US
[patent_app_date] => 2014-01-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 16
[patent_no_of_words] => 7943
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 169
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14156806
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/156806 | Semiconductor device, manufacturing method for semiconductor device, electronic component, circuit substrate, and electronic apparatus | Jan 15, 2014 | Issued |
Array
(
[id] => 10472280
[patent_doc_number] => 20150357297
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-12-10
[patent_title] => 'SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 14/762497
[patent_app_country] => US
[patent_app_date] => 2014-01-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 3167
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14762497
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/762497 | Semiconductor device | Jan 8, 2014 | Issued |
Array
(
[id] => 10151839
[patent_doc_number] => 09184136
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-11-10
[patent_title] => 'Semiconductor devices and methods for fabricating the same'
[patent_app_type] => utility
[patent_app_number] => 14/141947
[patent_app_country] => US
[patent_app_date] => 2013-12-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 39
[patent_figures_cnt] => 60
[patent_no_of_words] => 10472
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 108
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14141947
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/141947 | Semiconductor devices and methods for fabricating the same | Dec 26, 2013 | Issued |
Array
(
[id] => 10171858
[patent_doc_number] => 09202570
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-12-01
[patent_title] => 'Three-dimensional semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 14/142158
[patent_app_country] => US
[patent_app_date] => 2013-12-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 21
[patent_no_of_words] => 10289
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 81
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14142158
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/142158 | Three-dimensional semiconductor device | Dec 26, 2013 | Issued |
Array
(
[id] => 10206190
[patent_doc_number] => 20150091177
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-04-02
[patent_title] => 'EXTERNAL CONNECTION TERMINAL, SEMICONDUCTOR PACKAGE HAVING EXTERNAL CONNECTION TERMINAL, AND METHODS FOR MANUFACTURING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 14/142719
[patent_app_country] => US
[patent_app_date] => 2013-12-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 8620
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14142719
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/142719 | External connection terminal, semiconductor package having external connection terminal, and methods for manufacturing the same | Dec 26, 2013 | Issued |
Array
(
[id] => 10010448
[patent_doc_number] => 09053973
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-06-09
[patent_title] => 'Semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 14/140650
[patent_app_country] => US
[patent_app_date] => 2013-12-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 10
[patent_no_of_words] => 5361
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 128
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14140650
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/140650 | Semiconductor device | Dec 25, 2013 | Issued |