
Jasmine Jhihan B. Clark
Examiner (ID: 17130, Phone: (571)272-1726 , Office: P/2816 )
| Most Active Art Unit | 2815 |
| Art Unit(s) | 2815, 2899, 3621, 2816, 2503 |
| Total Applications | 3065 |
| Issued Applications | 2831 |
| Pending Applications | 98 |
| Abandoned Applications | 163 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 6410537
[patent_doc_number] => 20100140785
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-06-10
[patent_title] => 'SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 12/330676
[patent_app_country] => US
[patent_app_date] => 2008-12-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 3341
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0140/20100140785.pdf
[firstpage_image] =>[orig_patent_app_number] => 12330676
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/330676 | Semiconductor device | Dec 8, 2008 | Issued |
Array
(
[id] => 4503706
[patent_doc_number] => 07919850
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-04-05
[patent_title] => 'Integrated circuit packaging system with exposed terminal interconnects and method of manufacturing thereof'
[patent_app_type] => utility
[patent_app_number] => 12/331416
[patent_app_country] => US
[patent_app_date] => 2008-12-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 16
[patent_no_of_words] => 4294
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 50
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/919/07919850.pdf
[firstpage_image] =>[orig_patent_app_number] => 12331416
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/331416 | Integrated circuit packaging system with exposed terminal interconnects and method of manufacturing thereof | Dec 8, 2008 | Issued |
Array
(
[id] => 6244033
[patent_doc_number] => 20100135513
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-06-03
[patent_title] => 'RADIO FREQUENCY SHIELDING FOR RECEIVERS WITHIN HEARING AIDS AND LISTENING DEVICES'
[patent_app_type] => utility
[patent_app_number] => 12/325838
[patent_app_country] => US
[patent_app_date] => 2008-12-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3470
[patent_no_of_claims] => 1
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0135/20100135513.pdf
[firstpage_image] =>[orig_patent_app_number] => 12325838
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/325838 | RADIO FREQUENCY SHIELDING FOR RECEIVERS WITHIN HEARING AIDS AND LISTENING DEVICES | Nov 30, 2008 | Abandoned |
Array
(
[id] => 5380506
[patent_doc_number] => 20090192345
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-07-30
[patent_title] => 'BONE CONDUCTING HEARING AID WITH CONNECTION'
[patent_app_type] => utility
[patent_app_number] => 12/324733
[patent_app_country] => US
[patent_app_date] => 2008-11-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3213
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0192/20090192345.pdf
[firstpage_image] =>[orig_patent_app_number] => 12324733
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/324733 | Bone conducting hearing aid with connection | Nov 25, 2008 | Issued |
Array
(
[id] => 4472445
[patent_doc_number] => 07944031
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-05-17
[patent_title] => 'Leadframe-based chip scale semiconductor packages'
[patent_app_type] => utility
[patent_app_number] => 12/277068
[patent_app_country] => US
[patent_app_date] => 2008-11-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 12
[patent_no_of_words] => 3283
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/944/07944031.pdf
[firstpage_image] =>[orig_patent_app_number] => 12277068
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/277068 | Leadframe-based chip scale semiconductor packages | Nov 23, 2008 | Issued |
Array
(
[id] => 5561665
[patent_doc_number] => 20090134517
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-05-28
[patent_title] => 'SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 12/276796
[patent_app_country] => US
[patent_app_date] => 2008-11-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 4500
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0134/20090134517.pdf
[firstpage_image] =>[orig_patent_app_number] => 12276796
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/276796 | Semiconductor device and method of manufacturing the same | Nov 23, 2008 | Issued |
Array
(
[id] => 5269892
[patent_doc_number] => 20090073668
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-03-19
[patent_title] => 'Carrier Assembly For An Integrated Circuit'
[patent_app_type] => utility
[patent_app_number] => 12/276390
[patent_app_country] => US
[patent_app_date] => 2008-11-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 2905
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0073/20090073668.pdf
[firstpage_image] =>[orig_patent_app_number] => 12276390
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/276390 | Carrier assembly for an integrated circuit | Nov 22, 2008 | Issued |
Array
(
[id] => 8437193
[patent_doc_number] => 08284971
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-10-09
[patent_title] => 'Logarithmic compression systems and methods for hearing amplification'
[patent_app_type] => utility
[patent_app_number] => 12/275555
[patent_app_country] => US
[patent_app_date] => 2008-11-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 8652
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 135
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12275555
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/275555 | Logarithmic compression systems and methods for hearing amplification | Nov 20, 2008 | Issued |
Array
(
[id] => 8398952
[patent_doc_number] => 08269341
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-09-18
[patent_title] => 'Cooling structures and methods'
[patent_app_type] => utility
[patent_app_number] => 12/275731
[patent_app_country] => US
[patent_app_date] => 2008-11-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 16
[patent_no_of_words] => 4894
[patent_no_of_claims] => 43
[patent_no_of_ind_claims] => 10
[patent_words_short_claim] => 73
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12275731
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/275731 | Cooling structures and methods | Nov 20, 2008 | Issued |
Array
(
[id] => 4543274
[patent_doc_number] => 07875963
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2011-01-25
[patent_title] => 'Semiconductor device including leadframe having power bars and increased I/O'
[patent_app_type] => utility
[patent_app_number] => 12/276121
[patent_app_country] => US
[patent_app_date] => 2008-11-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 44
[patent_figures_cnt] => 63
[patent_no_of_words] => 23726
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 135
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/875/07875963.pdf
[firstpage_image] =>[orig_patent_app_number] => 12276121
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/276121 | Semiconductor device including leadframe having power bars and increased I/O | Nov 20, 2008 | Issued |
Array
(
[id] => 6519150
[patent_doc_number] => 20100123225
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-05-20
[patent_title] => 'Semiconductor Die Structures for Wafer-Level Chipscale Packaging of Power Devices, Packages and Systems for Using the Same, and Methods of Making the Same'
[patent_app_type] => utility
[patent_app_number] => 12/275086
[patent_app_country] => US
[patent_app_date] => 2008-11-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 5815
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0123/20100123225.pdf
[firstpage_image] =>[orig_patent_app_number] => 12275086
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/275086 | Semiconductor die structures for wafer-level chipscale packaging of power devices, packages and systems for using the same, and methods of making the same | Nov 19, 2008 | Issued |
Array
(
[id] => 7999881
[patent_doc_number] => 08081788
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-12-20
[patent_title] => 'Shielding device for a hearing aid'
[patent_app_type] => utility
[patent_app_number] => 12/274703
[patent_app_country] => US
[patent_app_date] => 2008-11-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 6
[patent_no_of_words] => 3541
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 88
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/081/08081788.pdf
[firstpage_image] =>[orig_patent_app_number] => 12274703
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/274703 | Shielding device for a hearing aid | Nov 19, 2008 | Issued |
Array
(
[id] => 8307604
[patent_doc_number] => 08229149
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-07-24
[patent_title] => 'Hearing apparatus with visually active housing'
[patent_app_type] => utility
[patent_app_number] => 12/313181
[patent_app_country] => US
[patent_app_date] => 2008-11-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 5
[patent_no_of_words] => 3858
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 38
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12313181
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/313181 | Hearing apparatus with visually active housing | Nov 17, 2008 | Issued |
Array
(
[id] => 6534581
[patent_doc_number] => 20100270673
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-10-28
[patent_title] => 'METHOD FOR CONNECTING TWO JOINING SURFACES'
[patent_app_type] => utility
[patent_app_number] => 12/742176
[patent_app_country] => US
[patent_app_date] => 2008-11-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2437
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0270/20100270673.pdf
[firstpage_image] =>[orig_patent_app_number] => 12742176
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/742176 | Method for connecting two joining surfaces | Nov 13, 2008 | Issued |
Array
(
[id] => 7519298
[patent_doc_number] => 07973401
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-07-05
[patent_title] => 'Stacked chip package with redistribution lines'
[patent_app_type] => utility
[patent_app_number] => 12/269045
[patent_app_country] => US
[patent_app_date] => 2008-11-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 22
[patent_no_of_words] => 8028
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 360
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/973/07973401.pdf
[firstpage_image] =>[orig_patent_app_number] => 12269045
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/269045 | Stacked chip package with redistribution lines | Nov 11, 2008 | Issued |
Array
(
[id] => 55049
[patent_doc_number] => 07768115
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-08-03
[patent_title] => 'Stack chip and stack chip package having the same'
[patent_app_type] => utility
[patent_app_number] => 12/267343
[patent_app_country] => US
[patent_app_date] => 2008-11-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 19
[patent_no_of_words] => 6600
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 203
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/768/07768115.pdf
[firstpage_image] =>[orig_patent_app_number] => 12267343
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/267343 | Stack chip and stack chip package having the same | Nov 6, 2008 | Issued |
Array
(
[id] => 5407434
[patent_doc_number] => 20090121332
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-05-14
[patent_title] => 'SEMICONDUCTOR CHIP PACKAGE'
[patent_app_type] => utility
[patent_app_number] => 12/266765
[patent_app_country] => US
[patent_app_date] => 2008-11-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4831
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0121/20090121332.pdf
[firstpage_image] =>[orig_patent_app_number] => 12266765
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/266765 | Semiconductor chip package | Nov 6, 2008 | Issued |
Array
(
[id] => 5401399
[patent_doc_number] => 20090236712
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-09-24
[patent_title] => 'IC PACKAGE HAVING REDUCED THICKNESS'
[patent_app_type] => utility
[patent_app_number] => 12/264436
[patent_app_country] => US
[patent_app_date] => 2008-11-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 901
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0236/20090236712.pdf
[firstpage_image] =>[orig_patent_app_number] => 12264436
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/264436 | IC PACKAGE HAVING REDUCED THICKNESS | Nov 3, 2008 | Abandoned |
Array
(
[id] => 4465881
[patent_doc_number] => 07936057
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-05-03
[patent_title] => 'High bandwidth package'
[patent_app_type] => utility
[patent_app_number] => 12/264522
[patent_app_country] => US
[patent_app_date] => 2008-11-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 8
[patent_no_of_words] => 2268
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 69
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/936/07936057.pdf
[firstpage_image] =>[orig_patent_app_number] => 12264522
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/264522 | High bandwidth package | Nov 3, 2008 | Issued |
Array
(
[id] => 160192
[patent_doc_number] => 07675155
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-03-09
[patent_title] => 'Carrier structure stacking system and method'
[patent_app_type] => utility
[patent_app_number] => 12/262927
[patent_app_country] => US
[patent_app_date] => 2008-10-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4084
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/675/07675155.pdf
[firstpage_image] =>[orig_patent_app_number] => 12262927
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/262927 | Carrier structure stacking system and method | Oct 30, 2008 | Issued |