
Jasmine Jhihan B. Clark
Examiner (ID: 17130, Phone: (571)272-1726 , Office: P/2816 )
| Most Active Art Unit | 2815 |
| Art Unit(s) | 2815, 2899, 3621, 2816, 2503 |
| Total Applications | 3065 |
| Issued Applications | 2831 |
| Pending Applications | 98 |
| Abandoned Applications | 163 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 5647466
[patent_doc_number] => 20060133198
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-06-22
[patent_title] => 'Large area transducer array'
[patent_app_type] => utility
[patent_app_number] => 11/003054
[patent_app_country] => US
[patent_app_date] => 2004-12-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4624
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0133/20060133198.pdf
[firstpage_image] =>[orig_patent_app_number] => 11003054
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/003054 | Large area transducer array | Dec 2, 2004 | Issued |
Array
(
[id] => 4968632
[patent_doc_number] => 20070108634
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-05-17
[patent_title] => 'Packaged electronic element and method of producing electronic element package'
[patent_app_type] => utility
[patent_app_number] => 10/581792
[patent_app_country] => US
[patent_app_date] => 2004-12-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 12702
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0108/20070108634.pdf
[firstpage_image] =>[orig_patent_app_number] => 10581792
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/581792 | Packaged electronic element and method of producing electronic element package | Dec 1, 2004 | Issued |
Array
(
[id] => 687859
[patent_doc_number] => 07078810
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-07-18
[patent_title] => 'Semiconductor device and fabrication method thereof'
[patent_app_type] => utility
[patent_app_number] => 11/002331
[patent_app_country] => US
[patent_app_date] => 2004-12-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 6
[patent_no_of_words] => 2197
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 64
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/078/07078810.pdf
[firstpage_image] =>[orig_patent_app_number] => 11002331
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/002331 | Semiconductor device and fabrication method thereof | Nov 30, 2004 | Issued |
Array
(
[id] => 7241991
[patent_doc_number] => 20050073029
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-04-07
[patent_title] => 'Multichip wafer level packages and computing systems incorporating same'
[patent_app_type] => utility
[patent_app_number] => 10/999435
[patent_app_country] => US
[patent_app_date] => 2004-11-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5027
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0073/20050073029.pdf
[firstpage_image] =>[orig_patent_app_number] => 10999435
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/999435 | Multichip wafer level packages and computing systems incorporating same | Nov 29, 2004 | Issued |
Array
(
[id] => 495956
[patent_doc_number] => 07211887
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-05-01
[patent_title] => 'connection arrangement for micro lead frame plastic packages'
[patent_app_type] => utility
[patent_app_number] => 10/999591
[patent_app_country] => US
[patent_app_date] => 2004-11-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 7
[patent_no_of_words] => 2224
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 65
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/211/07211887.pdf
[firstpage_image] =>[orig_patent_app_number] => 10999591
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/999591 | connection arrangement for micro lead frame plastic packages | Nov 29, 2004 | Issued |
Array
(
[id] => 233181
[patent_doc_number] => 07598609
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-10-06
[patent_title] => 'Structure of polymer-matrix conductive film and method for fabricating the same'
[patent_app_type] => utility
[patent_app_number] => 10/998741
[patent_app_country] => US
[patent_app_date] => 2004-11-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 17
[patent_no_of_words] => 4515
[patent_no_of_claims] => 31
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 69
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/598/07598609.pdf
[firstpage_image] =>[orig_patent_app_number] => 10998741
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/998741 | Structure of polymer-matrix conductive film and method for fabricating the same | Nov 29, 2004 | Issued |
Array
(
[id] => 730149
[patent_doc_number] => 07042074
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-05-09
[patent_title] => 'Power semiconductor module and method for producing it'
[patent_app_type] => utility
[patent_app_number] => 10/998692
[patent_app_country] => US
[patent_app_date] => 2004-11-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 5
[patent_no_of_words] => 3470
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 114
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/042/07042074.pdf
[firstpage_image] =>[orig_patent_app_number] => 10998692
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/998692 | Power semiconductor module and method for producing it | Nov 28, 2004 | Issued |
Array
(
[id] => 6981182
[patent_doc_number] => 20050151250
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-07-14
[patent_title] => 'Semiconductor device and manufacturing method thereof'
[patent_app_type] => utility
[patent_app_number] => 10/998182
[patent_app_country] => US
[patent_app_date] => 2004-11-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 3859
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0151/20050151250.pdf
[firstpage_image] =>[orig_patent_app_number] => 10998182
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/998182 | Semiconductor device and manufacturing method thereof | Nov 28, 2004 | Issued |
Array
(
[id] => 7094666
[patent_doc_number] => 20050127368
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-06-16
[patent_title] => 'Memory module'
[patent_app_type] => utility
[patent_app_number] => 10/998312
[patent_app_country] => US
[patent_app_date] => 2004-11-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2404
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0127/20050127368.pdf
[firstpage_image] =>[orig_patent_app_number] => 10998312
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/998312 | Memory module | Nov 25, 2004 | Issued |
Array
(
[id] => 7094859
[patent_doc_number] => 20050127467
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-06-16
[patent_title] => 'Semiconductor device and method of fabrication thereof, electronic module, and electronic instrument'
[patent_app_type] => utility
[patent_app_number] => 10/996471
[patent_app_country] => US
[patent_app_date] => 2004-11-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 6130
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0127/20050127467.pdf
[firstpage_image] =>[orig_patent_app_number] => 10996471
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/996471 | Semiconductor device and method of fabrication thereof, electronic module, and electronic instrument | Nov 25, 2004 | Issued |
Array
(
[id] => 730140
[patent_doc_number] => 07042069
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-05-09
[patent_title] => 'Semiconductor device and method of manufacturing same, wiring board, electronic module, and electronic instrument'
[patent_app_type] => utility
[patent_app_number] => 10/996472
[patent_app_country] => US
[patent_app_date] => 2004-11-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 11
[patent_no_of_words] => 5342
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 201
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/042/07042069.pdf
[firstpage_image] =>[orig_patent_app_number] => 10996472
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/996472 | Semiconductor device and method of manufacturing same, wiring board, electronic module, and electronic instrument | Nov 25, 2004 | Issued |
Array
(
[id] => 7169288
[patent_doc_number] => 20050121802
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-06-09
[patent_title] => 'Offset-bonded, multi-chip semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 10/995491
[patent_app_country] => US
[patent_app_date] => 2004-11-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 7685
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0121/20050121802.pdf
[firstpage_image] =>[orig_patent_app_number] => 10995491
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/995491 | Offset-bonded, multi-chip semiconductor device | Nov 23, 2004 | Issued |
Array
(
[id] => 7169277
[patent_doc_number] => 20050121797
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-06-09
[patent_title] => 'Configuration for testing the bonding positions of conductive drops and test method for using the same'
[patent_app_type] => utility
[patent_app_number] => 10/996652
[patent_app_country] => US
[patent_app_date] => 2004-11-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4344
[patent_no_of_claims] => 45
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0121/20050121797.pdf
[firstpage_image] =>[orig_patent_app_number] => 10996652
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/996652 | Configuration for testing the bonding positions of conductive drops and test method for using the same | Nov 22, 2004 | Issued |
Array
(
[id] => 703174
[patent_doc_number] => 07064436
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-06-20
[patent_title] => 'Semiconductor device and method of fabricating the same'
[patent_app_type] => utility
[patent_app_number] => 10/995081
[patent_app_country] => US
[patent_app_date] => 2004-11-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 17
[patent_no_of_words] => 4202
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 66
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/064/07064436.pdf
[firstpage_image] =>[orig_patent_app_number] => 10995081
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/995081 | Semiconductor device and method of fabricating the same | Nov 22, 2004 | Issued |
Array
(
[id] => 6936451
[patent_doc_number] => 20050110012
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-05-26
[patent_title] => 'Overlay mark for measuring and correcting alignment errors'
[patent_app_type] => utility
[patent_app_number] => 10/997441
[patent_app_country] => US
[patent_app_date] => 2004-11-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 5743
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0110/20050110012.pdf
[firstpage_image] =>[orig_patent_app_number] => 10997441
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/997441 | Overlay mark for measuring and correcting alignment errors | Nov 22, 2004 | Issued |
Array
(
[id] => 646409
[patent_doc_number] => 07119423
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-10-10
[patent_title] => 'Semiconductor device and method of manufacturing the same, electronic module, and electronic instrument'
[patent_app_type] => utility
[patent_app_number] => 10/994403
[patent_app_country] => US
[patent_app_date] => 2004-11-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 10
[patent_no_of_words] => 6094
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 128
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/119/07119423.pdf
[firstpage_image] =>[orig_patent_app_number] => 10994403
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/994403 | Semiconductor device and method of manufacturing the same, electronic module, and electronic instrument | Nov 22, 2004 | Issued |
Array
(
[id] => 717243
[patent_doc_number] => 07053493
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-05-30
[patent_title] => 'Semiconductor device having stiffener'
[patent_app_type] => utility
[patent_app_number] => 10/992651
[patent_app_country] => US
[patent_app_date] => 2004-11-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 9
[patent_no_of_words] => 3197
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 76
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/053/07053493.pdf
[firstpage_image] =>[orig_patent_app_number] => 10992651
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/992651 | Semiconductor device having stiffener | Nov 21, 2004 | Issued |
Array
(
[id] => 696360
[patent_doc_number] => 07071568
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2006-07-04
[patent_title] => 'Stacked-die extension support structure and method thereof'
[patent_app_type] => utility
[patent_app_number] => 10/991631
[patent_app_country] => US
[patent_app_date] => 2004-11-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 88
[patent_figures_cnt] => 89
[patent_no_of_words] => 24357
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 11
[patent_words_short_claim] => 137
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/071/07071568.pdf
[firstpage_image] =>[orig_patent_app_number] => 10991631
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/991631 | Stacked-die extension support structure and method thereof | Nov 16, 2004 | Issued |
Array
(
[id] => 651302
[patent_doc_number] => 07112880
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-09-26
[patent_title] => 'Depopulation of a ball grid array to allow via placement'
[patent_app_type] => utility
[patent_app_number] => 10/991622
[patent_app_country] => US
[patent_app_date] => 2004-11-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 11
[patent_no_of_words] => 4078
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 87
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/112/07112880.pdf
[firstpage_image] =>[orig_patent_app_number] => 10991622
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/991622 | Depopulation of a ball grid array to allow via placement | Nov 16, 2004 | Issued |
Array
(
[id] => 7616750
[patent_doc_number] => 06946692
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2005-09-20
[patent_title] => 'Interconnection utilizing diagonal routing'
[patent_app_type] => utility
[patent_app_number] => 10/904566
[patent_app_country] => US
[patent_app_date] => 2004-11-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2287
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 109
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/946/06946692.pdf
[firstpage_image] =>[orig_patent_app_number] => 10904566
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/904566 | Interconnection utilizing diagonal routing | Nov 15, 2004 | Issued |