Jasmine Jhihan B. Clark

Array ( [id] => 5898343 [patent_doc_number] => 20060043576 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-03-02 [patent_title] => 'Structures and methods for heat dissipation of semiconductor integrated circuits' [patent_app_type] => utility [patent_app_number] => 10/925612 [patent_app_country] => US [patent_app_date] => 2004-08-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 3914 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0043/20060043576.pdf [firstpage_image] =>[orig_patent_app_number] => 10925612 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7080652 [patent_doc_number] => 20050046032 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-03-03 [patent_title] => 'Bonding material and circuit device using the same' [patent_app_type] => utility [patent_app_number] => 10/925182 [patent_app_country] => US [patent_app_date] => 2004-08-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 6309 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0046/20050046032.pdf [firstpage_image] =>[orig_patent_app_number] => 10925182 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6949843 [patent_doc_number] => 20050224937 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-10-13 [patent_title] => 'Exposed pad module integrated a passive device therein' [patent_app_type] => utility [patent_app_number] => 10/922422 [patent_app_country] => US [patent_app_date] => 2004-08-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 2839 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0224/20050224937.pdf [firstpage_image] =>[orig_patent_app_number] => 10922422 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 770328 [patent_doc_number] => 07005753 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-02-28 [patent_title] => 'Optimization of routing layers and board space requirements for a ball grid array land pattern' [patent_app_type] => utility [patent_app_number] => 10/921181 [patent_app_country] => US [patent_app_date] => 2004-08-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 50 [patent_figures_cnt] => 56 [patent_no_of_words] => 21353 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 92 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/005/07005753.pdf [firstpage_image] =>[orig_patent_app_number] => 10921181 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 751944 [patent_doc_number] => 07023085 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-04-04 [patent_title] => 'Semiconductor package structure with reduced parasite capacitance and method of fabricating the same' [patent_app_type] => utility [patent_app_number] => 10/921582 [patent_app_country] => US [patent_app_date] => 2004-08-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 2191 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 188 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/023/07023085.pdf [firstpage_image] =>[orig_patent_app_number] => 10921582 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7191521 [patent_doc_number] => 20050040510 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-02-24 [patent_title] => 'Interconnect substrate, semiconductor device, methods of fabricating, inspecting, and mounting the semiconductor device, circuit board, and electronic instrument' [patent_app_type] => utility [patent_app_number] => 10/919681 [patent_app_country] => US [patent_app_date] => 2004-08-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 7355 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0040/20050040510.pdf [firstpage_image] =>[orig_patent_app_number] => 10919681 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7125183 [patent_doc_number] => 20050056927 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-03-17 [patent_title] => 'Semiconductor device having a pair of heat sinks and method for manufacturing the same' [patent_app_type] => utility [patent_app_number] => 10/916551 [patent_app_country] => US [patent_app_date] => 2004-08-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 7192 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0056/20050056927.pdf [firstpage_image] =>[orig_patent_app_number] => 10916551 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5796516 [patent_doc_number] => 20060033193 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-02-16 [patent_title] => 'Methods and apparatuses for providing stacked-die devices' [patent_app_type] => utility [patent_app_number] => 10/917142 [patent_app_country] => US [patent_app_date] => 2004-08-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 3151 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0033/20060033193.pdf [firstpage_image] =>[orig_patent_app_number] => 10917142 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 642826 [patent_doc_number] => 07122896 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-10-17 [patent_title] => 'Mounting structure of electronic component, electro-optic device, electronic equipment, and method for mounting electronic component' [patent_app_type] => utility [patent_app_number] => 10/914121 [patent_app_country] => US [patent_app_date] => 2004-08-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 13 [patent_no_of_words] => 9466 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 136 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/122/07122896.pdf [firstpage_image] =>[orig_patent_app_number] => 10914121 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7191536 [patent_doc_number] => 20050040514 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-02-24 [patent_title] => 'Semiconductor package with improved chip attachment and manufacturing method thereof' [patent_app_type] => utility [patent_app_number] => 10/912861 [patent_app_country] => US [patent_app_date] => 2004-08-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 2508 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0040/20050040514.pdf [firstpage_image] =>[orig_patent_app_number] => 10912861 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 951621 [patent_doc_number] => 06960826 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-11-01 [patent_title] => 'Multi-chip package and manufacturing method thereof' [patent_app_type] => utility [patent_app_number] => 10/710842 [patent_app_country] => US [patent_app_date] => 2004-08-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 11 [patent_no_of_words] => 2769 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 133 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/960/06960826.pdf [firstpage_image] =>[orig_patent_app_number] => 10710842 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7108521 [patent_doc_number] => 20050205974 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-09-22 [patent_title] => 'Optoelectronic semiconductor component' [patent_app_type] => utility [patent_app_number] => 10/912061 [patent_app_country] => US [patent_app_date] => 2004-08-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 2442 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0205/20050205974.pdf [firstpage_image] =>[orig_patent_app_number] => 10912061 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7031012 [patent_doc_number] => 20050029634 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-02-10 [patent_title] => 'Topless semiconductor package' [patent_app_type] => utility [patent_app_number] => 10/911951 [patent_app_country] => US [patent_app_date] => 2004-08-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2709 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0029/20050029634.pdf [firstpage_image] =>[orig_patent_app_number] => 10911951 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 975468 [patent_doc_number] => 06933211 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-08-23 [patent_title] => 'Semiconductor device whose semiconductor chip has chamfered backside surface edges and method of manufacturing the same' [patent_app_type] => utility [patent_app_number] => 10/911493 [patent_app_country] => US [patent_app_date] => 2004-08-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 19 [patent_no_of_words] => 3655 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 120 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/933/06933211.pdf [firstpage_image] =>[orig_patent_app_number] => 10911493 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9414268 [patent_doc_number] => 08698305 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2014-04-15 [patent_title] => 'Multi-configuration GPU interface device' [patent_app_type] => utility [patent_app_number] => 10/912393 [patent_app_country] => US [patent_app_date] => 2004-08-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 3083 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 69 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 10912393 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7114397 [patent_doc_number] => 20050067697 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-03-31 [patent_title] => 'Apparatus for connecting an IC terminal to a reference potential' [patent_app_type] => utility [patent_app_number] => 10/911381 [patent_app_country] => US [patent_app_date] => 2004-08-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 1575 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0067/20050067697.pdf [firstpage_image] =>[orig_patent_app_number] => 10911381 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1028446 [patent_doc_number] => 06882039 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-04-19 [patent_title] => 'Semiconductor device' [patent_app_type] => utility [patent_app_number] => 10/909402 [patent_app_country] => US [patent_app_date] => 2004-08-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 21 [patent_no_of_words] => 9352 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 127 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/882/06882039.pdf [firstpage_image] =>[orig_patent_app_number] => 10909402 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7058949 [patent_doc_number] => 20050001308 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-01-06 [patent_title] => 'Integrated circuit carrier' [patent_app_type] => utility [patent_app_number] => 10/902852 [patent_app_country] => US [patent_app_date] => 2004-08-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 3213 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0001/20050001308.pdf [firstpage_image] =>[orig_patent_app_number] => 10902852 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 499894 [patent_doc_number] => 07208841 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-04-24 [patent_title] => 'Semiconductor device with strain relieving bump design' [patent_app_type] => utility [patent_app_number] => 10/909124 [patent_app_country] => US [patent_app_date] => 2004-07-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 15 [patent_no_of_words] => 5485 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 46 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/208/07208841.pdf [firstpage_image] =>[orig_patent_app_number] => 10909124 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 664125 [patent_doc_number] => 07102215 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-09-05 [patent_title] => 'Surface-mountable light-emitting diode structural element' [patent_app_type] => utility [patent_app_number] => 10/882518 [patent_app_country] => US [patent_app_date] => 2004-07-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 5 [patent_no_of_words] => 4043 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 174 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/102/07102215.pdf [firstpage_image] =>[orig_patent_app_number] => 10882518 [rel_patent_id] =>[rel_patent_doc_number] =>)