Jason C Olson

Array ( [id] => 218162 [patent_doc_number] => 07613064 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2009-11-03 [patent_title] => 'Power management modes for memory devices' [patent_app_type] => utility [patent_app_number] => 11/612919 [patent_app_country] => US [patent_app_date] => 2006-12-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 4485 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 100 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/613/07613064.pdf [firstpage_image] =>[orig_patent_app_number] => 11612919 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5158652 [patent_doc_number] => 20070171696 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-07-26 [patent_title] => 'Recursive device for switching over a high potential greater than a nominal potential of a technology in which the device is made and related system and method' [patent_app_type] => utility [patent_app_number] => 11/643009 [patent_app_country] => US [patent_app_date] => 2006-12-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 9903 [patent_no_of_claims] => 28 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0171/20070171696.pdf [firstpage_image] =>[orig_patent_app_number] => 11643009 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 338961 [patent_doc_number] => 07505306 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-03-17 [patent_title] => 'Magnetic memory device' [patent_app_type] => utility [patent_app_number] => 11/609487 [patent_app_country] => US [patent_app_date] => 2006-12-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 18 [patent_no_of_words] => 5810 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 172 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/505/07505306.pdf [firstpage_image] =>[orig_patent_app_number] => 11609487 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5192900 [patent_doc_number] => 20070081382 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-04-12 [patent_title] => 'Hybrid memory cell for spin-polarized electron current induced switching and writing/reading process using such memory cell' [patent_app_type] => utility [patent_app_number] => 11/636616 [patent_app_country] => US [patent_app_date] => 2006-12-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 4793 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0081/20070081382.pdf [firstpage_image] =>[orig_patent_app_number] => 11636616 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 304641 [patent_doc_number] => 07535788 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-05-19 [patent_title] => 'Dynamic power control for expanding SRAM write margin' [patent_app_type] => utility [patent_app_number] => 11/636173 [patent_app_country] => US [patent_app_date] => 2006-12-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 2256 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 197 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/535/07535788.pdf [firstpage_image] =>[orig_patent_app_number] => 11636173 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5134888 [patent_doc_number] => 20070076517 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-04-05 [patent_title] => 'Semiconductor memory device and module for high frequency operation' [patent_app_type] => utility [patent_app_number] => 11/607311 [patent_app_country] => US [patent_app_date] => 2006-12-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 21 [patent_figures_cnt] => 21 [patent_no_of_words] => 7610 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0076/20070076517.pdf [firstpage_image] =>[orig_patent_app_number] => 11607311 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 815061 [patent_doc_number] => 07414909 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-08-19 [patent_title] => 'Nonvolatile semiconductor memory' [patent_app_type] => utility [patent_app_number] => 11/606025 [patent_app_country] => US [patent_app_date] => 2006-11-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 10385 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 386 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/414/07414909.pdf [firstpage_image] =>[orig_patent_app_number] => 11606025 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 26154 [patent_doc_number] => 07796419 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-09-14 [patent_title] => 'Magnetic memory' [patent_app_type] => utility [patent_app_number] => 11/605465 [patent_app_country] => US [patent_app_date] => 2006-11-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 23 [patent_figures_cnt] => 57 [patent_no_of_words] => 10531 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 162 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/796/07796419.pdf [firstpage_image] =>[orig_patent_app_number] => 11605465 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4823188 [patent_doc_number] => 20080123437 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-05-29 [patent_title] => 'Apparatus for Floating Bitlines in Static Random Access Memory Arrays' [patent_app_type] => utility [patent_app_number] => 11/564697 [patent_app_country] => US [patent_app_date] => 2006-11-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 1747 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0123/20080123437.pdf [firstpage_image] =>[orig_patent_app_number] => 11564697 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 597392 [patent_doc_number] => 07436720 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-10-14 [patent_title] => 'Semiconductor memory device' [patent_app_type] => utility [patent_app_number] => 11/605309 [patent_app_country] => US [patent_app_date] => 2006-11-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 11 [patent_no_of_words] => 5393 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 178 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/436/07436720.pdf [firstpage_image] =>[orig_patent_app_number] => 11605309 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4693814 [patent_doc_number] => 20080086585 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-04-10 [patent_title] => 'STORAGE APPARATUS, CONTROLLER AND CONTROL METHOD' [patent_app_type] => utility [patent_app_number] => 11/563855 [patent_app_country] => US [patent_app_date] => 2006-11-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 43 [patent_figures_cnt] => 43 [patent_no_of_words] => 22647 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0086/20080086585.pdf [firstpage_image] =>[orig_patent_app_number] => 11563855 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 179015 [patent_doc_number] => 07656726 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-02-02 [patent_title] => 'Memory with improved BIST' [patent_app_type] => utility [patent_app_number] => 11/563459 [patent_app_country] => US [patent_app_date] => 2006-11-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2154 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 109 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/656/07656726.pdf [firstpage_image] =>[orig_patent_app_number] => 11563459 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5021200 [patent_doc_number] => 20070147166 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-06-28 [patent_title] => 'Apparatus and method of generating output enable signal for semiconductor memory apparatus' [patent_app_type] => utility [patent_app_number] => 11/600079 [patent_app_country] => US [patent_app_date] => 2006-11-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 4024 [patent_no_of_claims] => 43 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0147/20070147166.pdf [firstpage_image] =>[orig_patent_app_number] => 11600079 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4902835 [patent_doc_number] => 20080112248 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-05-15 [patent_title] => 'REFRESH PERIOD ADJUSTMENT TECHNIQUE FOR DYNAMIC RANDOM ACCESS MEMORIES (DRAM) AND INTEGRATED CIRCUIT DEVICES INCORPORATING EMBEDDED DRAM' [patent_app_type] => utility [patent_app_number] => 11/559791 [patent_app_country] => US [patent_app_date] => 2006-11-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2472 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0112/20080112248.pdf [firstpage_image] =>[orig_patent_app_number] => 11559791 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4823160 [patent_doc_number] => 20080123415 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-05-29 [patent_title] => 'LOW VOLTAGE COLUMN DECODER SHARING A MEMORY ARRAY P-WELL' [patent_app_type] => utility [patent_app_number] => 11/557627 [patent_app_country] => US [patent_app_date] => 2006-11-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3051 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0123/20080123415.pdf [firstpage_image] =>[orig_patent_app_number] => 11557627 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 811775 [patent_doc_number] => 07417881 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-08-26 [patent_title] => 'Low power content addressable memory' [patent_app_type] => utility [patent_app_number] => 11/557098 [patent_app_country] => US [patent_app_date] => 2006-11-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 23 [patent_no_of_words] => 21826 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 103 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/417/07417881.pdf [firstpage_image] =>[orig_patent_app_number] => 11557098 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4892027 [patent_doc_number] => 20080101124 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-05-01 [patent_title] => 'PROGRAMMING PULSE GENERATOR' [patent_app_type] => utility [patent_app_number] => 11/554829 [patent_app_country] => US [patent_app_date] => 2006-10-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 6308 [patent_no_of_claims] => 31 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0101/20080101124.pdf [firstpage_image] =>[orig_patent_app_number] => 11554829 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4892049 [patent_doc_number] => 20080101146 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-05-01 [patent_title] => 'One-time-programmable logic bit with multiple logic elements' [patent_app_type] => utility [patent_app_number] => 11/588775 [patent_app_country] => US [patent_app_date] => 2006-10-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 4282 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0101/20080101146.pdf [firstpage_image] =>[orig_patent_app_number] => 11588775 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4998619 [patent_doc_number] => 20070041253 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-02-22 [patent_title] => 'METHODS AND SYSTEMS FOR GENERATING LATCH CLOCK USED IN MEMORY READING' [patent_app_type] => utility [patent_app_number] => 11/551771 [patent_app_country] => US [patent_app_date] => 2006-10-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3179 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0041/20070041253.pdf [firstpage_image] =>[orig_patent_app_number] => 11551771 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5094117 [patent_doc_number] => 20070115726 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-05-24 [patent_title] => 'Method, system and circuit for programing a non-volatile memory array' [patent_app_type] => utility [patent_app_number] => 11/581449 [patent_app_country] => US [patent_app_date] => 2006-10-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 6148 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0115/20070115726.pdf [firstpage_image] =>[orig_patent_app_number] => 11581449 [rel_patent_id] =>[rel_patent_doc_number] =>)