
Jason Crawford
Examiner (ID: 1905, Phone: (571)272-6004 , Office: P/2844 )
| Most Active Art Unit | 2844 |
| Art Unit(s) | 2844, 2845, 2819 |
| Total Applications | 1870 |
| Issued Applications | 1631 |
| Pending Applications | 78 |
| Abandoned Applications | 187 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 20753591
[patent_doc_number] => 20260155823
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2026-06-04
[patent_title] => TRIPLE MODULE REDUNDANT SOLID STATE POWER SWITCH
[patent_app_type] => utility
[patent_app_number] => 18/965889
[patent_app_country] => US
[patent_app_date] => 2024-12-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 0
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 136
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18965889
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/965889 | TRIPLE MODULE REDUNDANT SOLID STATE POWER SWITCH | Dec 1, 2024 | Pending |
Array
(
[id] => 19848901
[patent_doc_number] => 20250094252
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-03-20
[patent_title] => PROGRAMMABLE DEVICE, HIERARCHICAL PARALLEL MACHINES, AND METHODS FOR PROVIDING STATE INFORMATION
[patent_app_type] => utility
[patent_app_number] => 18/962118
[patent_app_country] => US
[patent_app_date] => 2024-11-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 18545
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 52
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18962118
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/962118 | PROGRAMMABLE DEVICE, HIERARCHICAL PARALLEL MACHINES, AND METHODS FOR PROVIDING STATE INFORMATION | Nov 26, 2024 | Pending |
Array
(
[id] => 20073013
[patent_doc_number] => 20250211235
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-06-26
[patent_title] => UNIVERSAL LOGIC MEMORY BLOCK USING UNIVERSAL LOGIC MEMORY CELLS
[patent_app_type] => utility
[patent_app_number] => 18/948406
[patent_app_country] => US
[patent_app_date] => 2024-11-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7605
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18948406
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/948406 | UNIVERSAL LOGIC MEMORY BLOCK USING UNIVERSAL LOGIC MEMORY CELLS | Nov 13, 2024 | Pending |
Array
(
[id] => 20775232
[patent_doc_number] => 12658918
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-06-16
[patent_title] => Data transfer and bus structure
[patent_app_type] => utility
[patent_app_number] => 18/940178
[patent_app_country] => US
[patent_app_date] => 2024-11-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 2866
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18940178
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/940178 | Data transfer and bus structure | Nov 6, 2024 | Issued |
Array
(
[id] => 20124249
[patent_doc_number] => 20250239280
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-07-24
[patent_title] => IMPEDANCE CALIBRATION CIRCUITS AND SEMICONDUCTOR MEMORY DEVICES INCLUDING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/936744
[patent_app_country] => US
[patent_app_date] => 2024-11-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 15932
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 173
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18936744
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/936744 | IMPEDANCE CALIBRATION CIRCUITS AND SEMICONDUCTOR MEMORY DEVICES INCLUDING THE SAME | Nov 3, 2024 | Pending |
Array
(
[id] => 20351384
[patent_doc_number] => 20250348236
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-11-13
[patent_title] => ELECTRONIC DEVICE COMMUNICATING WITH EXTERNAL DEVICE, OPERATING METHOD OF ELECTRONIC DEVICE, AND ELECTRONIC SYSTEM INCLUDING ELECTRONIC DEVICES
[patent_app_type] => utility
[patent_app_number] => 18/932035
[patent_app_country] => US
[patent_app_date] => 2024-10-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4523
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 87
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18932035
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/932035 | ELECTRONIC DEVICE COMMUNICATING WITH EXTERNAL DEVICE, OPERATING METHOD OF ELECTRONIC DEVICE, AND ELECTRONIC SYSTEM INCLUDING ELECTRONIC DEVICES | Oct 29, 2024 | Pending |
Array
(
[id] => 19759947
[patent_doc_number] => 20250048512
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-02-06
[patent_title] => Load Control Device for High-Efficiency Loads
[patent_app_type] => utility
[patent_app_number] => 18/923788
[patent_app_country] => US
[patent_app_date] => 2024-10-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 17230
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 257
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18923788
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/923788 | Load Control Device for High-Efficiency Loads | Oct 22, 2024 | Pending |
Array
(
[id] => 19758446
[patent_doc_number] => 20250047011
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-02-06
[patent_title] => SIGNAL CONDITIONING MODULES IN PHASED ARRAY ANTENNAS
[patent_app_type] => utility
[patent_app_number] => 18/922986
[patent_app_country] => US
[patent_app_date] => 2024-10-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 19699
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -20
[patent_words_short_claim] => 172
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18922986
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/922986 | SIGNAL CONDITIONING MODULES IN PHASED ARRAY ANTENNAS | Oct 21, 2024 | Pending |
Array
(
[id] => 20718404
[patent_doc_number] => 12633664
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-05-19
[patent_title] => Tunable antenna
[patent_app_type] => utility
[patent_app_number] => 18/921600
[patent_app_country] => US
[patent_app_date] => 2024-10-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 0
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 145
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18921600
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/921600 | Tunable antenna | Oct 20, 2024 | Issued |
Array
(
[id] => 20791378
[patent_doc_number] => 12665297
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-06-23
[patent_title] => Tunable antenna
[patent_app_type] => utility
[patent_app_number] => 18/921629
[patent_app_country] => US
[patent_app_date] => 2024-10-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 0
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 145
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18921629
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/921629 | Tunable antenna | Oct 20, 2024 | Issued |
Array
(
[id] => 20630499
[patent_doc_number] => 20260094787
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2026-04-02
[patent_title] => PULSED VOLTAGE WAVEFORM WITH BINARY PULSES FOR BIASING OF PLASMA
[patent_app_type] => utility
[patent_app_number] => 18/901389
[patent_app_country] => US
[patent_app_date] => 2024-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4664
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 243
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18901389
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/901389 | PULSED VOLTAGE WAVEFORM WITH BINARY PULSES FOR BIASING OF PLASMA | Sep 29, 2024 | Pending |
Array
(
[id] => 19987571
[patent_doc_number] => 20250125793
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-04-17
[patent_title] => Quantum Controller with Modular and Dynamic Pulse Generation and Routing
[patent_app_type] => utility
[patent_app_number] => 18/829370
[patent_app_country] => US
[patent_app_date] => 2024-09-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5238
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18829370
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/829370 | Quantum Controller with Modular and Dynamic Pulse Generation and Routing | Sep 9, 2024 | Pending |
Array
(
[id] => 19646975
[patent_doc_number] => 20240421495
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-12-19
[patent_title] => ANTENNA, WIRELESS COMMUNICATION DEVICE, AND ANTENNA FORMING METHOD
[patent_app_type] => utility
[patent_app_number] => 18/817647
[patent_app_country] => US
[patent_app_date] => 2024-08-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13685
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => 0
[patent_words_short_claim] => 231
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18817647
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/817647 | Antenna, wireless communication device, and antenna forming method | Aug 27, 2024 | Issued |
Array
(
[id] => 20852332
[patent_doc_number] => 12689375
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-07-21
[patent_title] => Pipeline circuit and pipeline operating method
[patent_app_type] => utility
[patent_app_number] => 18/800151
[patent_app_country] => US
[patent_app_date] => 2024-08-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 0
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 144
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18800151
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/800151 | PIPELINE CIRCUIT AND PIPELINE OPERATING METHOD | Aug 11, 2024 | Issued |
Array
(
[id] => 20521840
[patent_doc_number] => 20260045949
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2026-02-12
[patent_title] => SCALABLE ARBITER FOR NON-PERSISTENT SIGNALS
[patent_app_type] => utility
[patent_app_number] => 18/800245
[patent_app_country] => US
[patent_app_date] => 2024-08-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10129
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 155
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18800245
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/800245 | Scalable arbiter for non-persistent signals | Aug 11, 2024 | Issued |
Array
(
[id] => 19605676
[patent_doc_number] => 20240396556
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-11-28
[patent_title] => LOGIC FABRIC BASED ON MICROSECTOR INFRASTRUCTURE
[patent_app_type] => utility
[patent_app_number] => 18/795146
[patent_app_country] => US
[patent_app_date] => 2024-08-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11029
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 32
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18795146
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/795146 | LOGIC FABRIC BASED ON MICROSECTOR INFRASTRUCTURE | Aug 4, 2024 | Pending |
Array
(
[id] => 20868543
[patent_doc_number] => 12695452
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-07-28
[patent_title] => Memory device, integrated circuit device, and operation method of integrated circuit device
[patent_app_type] => utility
[patent_app_number] => 18/792735
[patent_app_country] => US
[patent_app_date] => 2024-08-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 11798
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 86
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18792735
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/792735 | MEMORY DEVICE, INTEGRATED CIRCUIT DEVICE, AND OPERATION METHOD OF INTEGRATED CIRCUIT DEVICE | Aug 1, 2024 | Issued |
Array
(
[id] => 20733682
[patent_doc_number] => 12640944
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-05-26
[patent_title] => Self-timed readout driver for leakage-based physical unclonable function (L-PUF) device, L-PUF array using same, and applications thereof
[patent_app_type] => utility
[patent_app_number] => 18/791818
[patent_app_country] => US
[patent_app_date] => 2024-08-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 4658
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 104
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18791818
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/791818 | Self-timed readout driver for leakage-based physical unclonable function (L-PUF) device, L-PUF array using same, and applications thereof | Jul 31, 2024 | Issued |
Array
(
[id] => 20423587
[patent_doc_number] => 20250385672
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-12-18
[patent_title] => MANAGING ZQ CALIBRATION IN MEMORY DEVICES
[patent_app_type] => utility
[patent_app_number] => 18/791254
[patent_app_country] => US
[patent_app_date] => 2024-07-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3670
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 55
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18791254
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/791254 | MANAGING ZQ CALIBRATION IN MEMORY DEVICES | Jul 30, 2024 | Pending |
Array
(
[id] => 19576392
[patent_doc_number] => 20240380684
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-11-14
[patent_title] => FPGA NEIGHBOR OUTPUT MUX DIRECT CONNECTIONS TO MINIMIZE ROUTING HOPS
[patent_app_type] => utility
[patent_app_number] => 18/782656
[patent_app_country] => US
[patent_app_date] => 2024-07-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5723
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -23
[patent_words_short_claim] => 139
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18782656
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/782656 | FPGA NEIGHBOR OUTPUT MUX DIRECT CONNECTIONS TO MINIMIZE ROUTING HOPS | Jul 23, 2024 | Pending |