Jason L. Lazorcik

Array ( [id] => 9883127 [patent_doc_number] => 08969894 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2015-03-03 [patent_title] => 'Light emitting diode with a micro-structure lens having a ridged surface' [patent_app_type] => utility [patent_app_number] => 13/087564 [patent_app_country] => US [patent_app_date] => 2011-04-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 12 [patent_no_of_words] => 2639 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 115 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13087564 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8237336 [patent_doc_number] => 20120146073 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2012-06-14 [patent_title] => 'NIGHT VISION IMAGING SYSTEM (NVIS) COMPATIBLE LIGHT EMITTING DIODE' [patent_app_type] => utility [patent_app_number] => 13/087443 [patent_app_country] => US [patent_app_date] => 2011-04-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2218 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13087443 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8738121 [patent_doc_number] => 08409891 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-04-02 [patent_title] => 'Display device and manufacturing method thereof' [patent_app_type] => utility [patent_app_number] => 13/085517 [patent_app_country] => US [patent_app_date] => 2011-04-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 13 [patent_no_of_words] => 5059 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 130 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13085517 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5955774 [patent_doc_number] => 20110180840 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-07-28 [patent_title] => 'LED PACKAGE' [patent_app_type] => utility [patent_app_number] => 13/078497 [patent_app_country] => US [patent_app_date] => 2011-04-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 3015 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0180/20110180840.pdf [firstpage_image] =>[orig_patent_app_number] => 13078497 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9530604 [patent_doc_number] => 08754480 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2014-06-17 [patent_title] => 'Low on-resistance power transistor having transistor stripes' [patent_app_type] => utility [patent_app_number] => 13/048726 [patent_app_country] => US [patent_app_date] => 2011-03-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 20 [patent_no_of_words] => 12250 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 83 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13048726 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8665028 [patent_doc_number] => 08378490 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-02-19 [patent_title] => 'Semiconductor apparatus including a metal alloy between a first contact and a second contact' [patent_app_type] => utility [patent_app_number] => 13/048127 [patent_app_country] => US [patent_app_date] => 2011-03-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 8 [patent_no_of_words] => 4202 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 78 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13048127 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7787661 [patent_doc_number] => 20120049217 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2012-03-01 [patent_title] => 'ORGANIC LIGHT-EMITTING DIODE EMPLOYING MIXED HOST AND METHOD FOR FABRICATING THE SAME' [patent_app_type] => utility [patent_app_number] => 13/048574 [patent_app_country] => US [patent_app_date] => 2011-03-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3755 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0049/20120049217.pdf [firstpage_image] =>[orig_patent_app_number] => 13048574 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9233372 [patent_doc_number] => 08598680 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-12-03 [patent_title] => 'Semiconductor device with electrical fuse' [patent_app_type] => utility [patent_app_number] => 13/047844 [patent_app_country] => US [patent_app_date] => 2011-03-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 23 [patent_no_of_words] => 5838 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 275 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13047844 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8421706 [patent_doc_number] => 08278194 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-10-02 [patent_title] => 'Method for fabricating semiconductor devices and a semiconductor device made therefrom' [patent_app_type] => utility [patent_app_number] => 13/047442 [patent_app_country] => US [patent_app_date] => 2011-03-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 2839 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 179 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13047442 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7699562 [patent_doc_number] => 20110227028 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-09-22 [patent_title] => 'BOTTOM ELECTRODES FOR USE WITH METAL OXIDE RESISTIVITY SWITCHING LAYERS' [patent_app_type] => utility [patent_app_number] => 13/047098 [patent_app_country] => US [patent_app_date] => 2011-03-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 10496 [patent_no_of_claims] => 35 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0227/20110227028.pdf [firstpage_image] =>[orig_patent_app_number] => 13047098 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7506572 [patent_doc_number] => 20110254014 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-10-20 [patent_title] => 'NITRIDE SEMICONDUCTOR WAFER AND NITRIDE SEMICONDUCTOR DEVICE' [patent_app_type] => utility [patent_app_number] => 13/046874 [patent_app_country] => US [patent_app_date] => 2011-03-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 6467 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0254/20110254014.pdf [firstpage_image] =>[orig_patent_app_number] => 13046874 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8435943 [patent_doc_number] => 08283713 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-10-09 [patent_title] => 'Logic-based eDRAM using local interconnects to reduce impact of extension contact parasitics' [patent_app_type] => utility [patent_app_number] => 13/046973 [patent_app_country] => US [patent_app_date] => 2011-03-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 13 [patent_no_of_words] => 3730 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 178 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13046973 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8398960 [patent_doc_number] => 08269346 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-09-18 [patent_title] => 'Semiconductor device and method of designing a wiring of a semiconductor device' [patent_app_type] => utility [patent_app_number] => 13/047057 [patent_app_country] => US [patent_app_date] => 2011-03-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 5936 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 133 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13047057 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8375751 [patent_doc_number] => 08258545 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2012-09-04 [patent_title] => 'Integrated circuit including a bipolar transistor and methods of making the same' [patent_app_type] => utility [patent_app_number] => 13/047468 [patent_app_country] => US [patent_app_date] => 2011-03-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 4479 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 127 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13047468 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9496425 [patent_doc_number] => 08735238 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2014-05-27 [patent_title] => 'Method of fabricating a semiconductor device including high voltage and low voltage MOS devices' [patent_app_type] => utility [patent_app_number] => 13/039525 [patent_app_country] => US [patent_app_date] => 2011-03-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 4387 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 175 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13039525 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6212997 [patent_doc_number] => 20110136297 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-06-09 [patent_title] => 'INTEGRATED CIRCUIT CHIP THAT SUPPORTS THROUGH-CHIP ELECTROMAGNETIC COMMUNICATION' [patent_app_type] => utility [patent_app_number] => 13/026479 [patent_app_country] => US [patent_app_date] => 2011-02-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3603 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0136/20110136297.pdf [firstpage_image] =>[orig_patent_app_number] => 13026479 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8204999 [patent_doc_number] => 20120126244 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2012-05-24 [patent_title] => 'SHALLOW TRENCH ISOLATION STRUCTURE AND METHOD FOR FORMING THE SAME' [patent_app_type] => utility [patent_app_number] => 13/119004 [patent_app_country] => US [patent_app_date] => 2011-01-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 4395 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0126/20120126244.pdf [firstpage_image] =>[orig_patent_app_number] => 13119004 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6126764 [patent_doc_number] => 20110086448 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-04-14 [patent_title] => 'Flip-chip light emitting diodes and method of manufacturing thereof' [patent_app_type] => utility [patent_app_number] => 12/926638 [patent_app_country] => US [patent_app_date] => 2010-12-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 7434 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0086/20110086448.pdf [firstpage_image] =>[orig_patent_app_number] => 12926638 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8947671 [patent_doc_number] => 20130193451 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2013-08-01 [patent_title] => 'Photo-Coupler' [patent_app_type] => utility [patent_app_number] => 13/511398 [patent_app_country] => US [patent_app_date] => 2010-11-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2821 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13511398 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8563592 [patent_doc_number] => 20120326164 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2012-12-27 [patent_title] => 'BETAVOLTAIC APPARATUS AND METHOD' [patent_app_type] => utility [patent_app_number] => 13/510641 [patent_app_country] => US [patent_app_date] => 2010-11-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 4890 [patent_no_of_claims] => 51 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13510641 [rel_patent_id] =>[rel_patent_doc_number] =>)