Jason M. Perilla

Array ( [id] => 2774928 [patent_doc_number] => 05006981 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1991-04-09 [patent_title] => 'System bus expansion for coupling multimaster-capable multicomputer systems' [patent_app_type] => 1 [patent_app_number] => 7/268818 [patent_app_country] => US [patent_app_date] => 1988-11-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 4505 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 1237 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/006/05006981.pdf [firstpage_image] =>[orig_patent_app_number] => 268818 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2753521 [patent_doc_number] => 05023774 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1991-06-11 [patent_title] => 'Data I/O transaction method and system' [patent_app_type] => 1 [patent_app_number] => 7/268810 [patent_app_country] => US [patent_app_date] => 1988-11-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 3274 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 182 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/023/05023774.pdf [firstpage_image] =>[orig_patent_app_number] => 268810 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2864204 [patent_doc_number] => 05134705 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1992-07-28 [patent_title] => 'System and method for concurrency simulation' [patent_app_type] => 1 [patent_app_number] => 7/260638 [patent_app_country] => US [patent_app_date] => 1988-10-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 12 [patent_no_of_words] => 3789 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 264 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/134/05134705.pdf [firstpage_image] =>[orig_patent_app_number] => 260638 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2677836 [patent_doc_number] => 05070534 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1991-12-03 [patent_title] => 'Simplified CAD parametric macroinstruction capability including variational geometrics feature' [patent_app_type] => 1 [patent_app_number] => 7/258965 [patent_app_country] => US [patent_app_date] => 1988-10-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 5549 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 204 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/070/05070534.pdf [firstpage_image] =>[orig_patent_app_number] => 258965 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2733762 [patent_doc_number] => 05058005 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1991-10-15 [patent_title] => 'Computer system with high speed data transfer capabilities' [patent_app_type] => 1 [patent_app_number] => 7/243480 [patent_app_country] => US [patent_app_date] => 1988-09-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 12010 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 11 [patent_words_short_claim] => 44 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/058/05058005.pdf [firstpage_image] =>[orig_patent_app_number] => 243480 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2742810 [patent_doc_number] => 05077655 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1991-12-31 [patent_title] => 'Communication control device in computer system' [patent_app_type] => 1 [patent_app_number] => 7/234033 [patent_app_country] => US [patent_app_date] => 1988-08-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 2922 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 198 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/077/05077655.pdf [firstpage_image] =>[orig_patent_app_number] => 234033 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2680326 [patent_doc_number] => 05073968 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1991-12-17 [patent_title] => 'Method and apparatus for marking emulation analysis states' [patent_app_type] => 1 [patent_app_number] => 7/230807 [patent_app_country] => US [patent_app_date] => 1988-08-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 8 [patent_no_of_words] => 3760 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 205 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/073/05073968.pdf [firstpage_image] =>[orig_patent_app_number] => 230807 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2606078 [patent_doc_number] => 04924381 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-05-08 [patent_title] => 'Microprocessor having a dynamic memory refresh circuit' [patent_app_type] => 1 [patent_app_number] => 7/228880 [patent_app_country] => US [patent_app_date] => 1988-08-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 8 [patent_no_of_words] => 5915 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 273 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/924/04924381.pdf [firstpage_image] =>[orig_patent_app_number] => 228880 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2826378 [patent_doc_number] => 05123099 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1992-06-16 [patent_title] => 'Hot standby memory copy system' [patent_app_type] => 1 [patent_app_number] => 7/219565 [patent_app_country] => US [patent_app_date] => 1988-07-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 18 [patent_no_of_words] => 7618 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 133 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/123/05123099.pdf [firstpage_image] =>[orig_patent_app_number] => 219565 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2722007 [patent_doc_number] => 05010513 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1991-04-23 [patent_title] => 'Data processing apparatus' [patent_app_type] => 1 [patent_app_number] => 7/218485 [patent_app_country] => US [patent_app_date] => 1988-07-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 17 [patent_no_of_words] => 5596 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 258 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/010/05010513.pdf [firstpage_image] =>[orig_patent_app_number] => 218485 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2934153 [patent_doc_number] => 05235684 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-08-10 [patent_title] => 'System bus having multiplexed command/ID and data' [patent_app_type] => 1 [patent_app_number] => 7/213402 [patent_app_country] => US [patent_app_date] => 1988-06-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 9 [patent_no_of_words] => 3917 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 239 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/235/05235684.pdf [firstpage_image] =>[orig_patent_app_number] => 213402 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2797546 [patent_doc_number] => 05142623 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1992-08-25 [patent_title] => 'High performance memory imaging network for a real time process control system' [patent_app_type] => 1 [patent_app_number] => 7/205269 [patent_app_country] => US [patent_app_date] => 1988-06-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 8502 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 261 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/142/05142623.pdf [firstpage_image] =>[orig_patent_app_number] => 205269 [rel_patent_id] =>[rel_patent_doc_number] =>)