
Jason Michael Nolan
Examiner (ID: 18487)
| Most Active Art Unit | 1626 |
| Art Unit(s) | 1626, 1623 |
| Total Applications | 709 |
| Issued Applications | 440 |
| Pending Applications | 95 |
| Abandoned Applications | 193 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 9228324
[patent_doc_number] => 08633996
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-01-21
[patent_title] => 'Image sensor having nonlinear response'
[patent_app_type] => utility
[patent_app_number] => 12/992235
[patent_app_country] => US
[patent_app_date] => 2009-04-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 8
[patent_no_of_words] => 2427
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 77
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12992235
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/992235 | Image sensor having nonlinear response | Apr 8, 2009 | Issued |
Array
(
[id] => 5483235
[patent_doc_number] => 20090273000
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-11-05
[patent_title] => 'Light emitting device and method of manufacturing same'
[patent_app_type] => utility
[patent_app_number] => 12/385449
[patent_app_country] => US
[patent_app_date] => 2009-04-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2253
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0273/20090273000.pdf
[firstpage_image] =>[orig_patent_app_number] => 12385449
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/385449 | Light emitting device and method of manufacturing same | Apr 7, 2009 | Abandoned |
Array
(
[id] => 5525941
[patent_doc_number] => 20090196018
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-08-06
[patent_title] => 'BACKLIGHT ASSEMBLY HAVING IMPROVED HEAT RELEASING STRUCTURE AND DISPLAY DEVICE HAVING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 12/419010
[patent_app_country] => US
[patent_app_date] => 2009-04-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 3790
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0196/20090196018.pdf
[firstpage_image] =>[orig_patent_app_number] => 12419010
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/419010 | Backlight assembly having improved heat releasing structure and display device having the same | Apr 5, 2009 | Issued |
Array
(
[id] => 4510662
[patent_doc_number] => 07915665
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-03-29
[patent_title] => 'Non-volatile two-transistor programmable logic cell and array layout'
[patent_app_type] => utility
[patent_app_number] => 12/417189
[patent_app_country] => US
[patent_app_date] => 2009-04-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 21
[patent_no_of_words] => 9080
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 168
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/915/07915665.pdf
[firstpage_image] =>[orig_patent_app_number] => 12417189
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/417189 | Non-volatile two-transistor programmable logic cell and array layout | Apr 1, 2009 | Issued |
Array
(
[id] => 7536372
[patent_doc_number] => 08050011
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-11-01
[patent_title] => 'Process for sealing and connecting parts of electromechanical, fluid and optical microsystems and device obtained thereby'
[patent_app_type] => utility
[patent_app_number] => 12/417461
[patent_app_country] => US
[patent_app_date] => 2009-04-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 8
[patent_no_of_words] => 2697
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/050/08050011.pdf
[firstpage_image] =>[orig_patent_app_number] => 12417461
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/417461 | Process for sealing and connecting parts of electromechanical, fluid and optical microsystems and device obtained thereby | Apr 1, 2009 | Issued |
Array
(
[id] => 6321555
[patent_doc_number] => 20100244266
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-09-30
[patent_title] => 'METALLIC BONDING STRUCTURE FOR COPPER AND SOLDER'
[patent_app_type] => utility
[patent_app_number] => 12/412929
[patent_app_country] => US
[patent_app_date] => 2009-03-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 2375
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0244/20100244266.pdf
[firstpage_image] =>[orig_patent_app_number] => 12412929
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/412929 | METALLIC BONDING STRUCTURE FOR COPPER AND SOLDER | Mar 26, 2009 | Abandoned |
Array
(
[id] => 5469803
[patent_doc_number] => 20090242969
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-10-01
[patent_title] => 'SEMICONDUCTOR STORAGE DEVICE AND METHOD OF MANUFACTURING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 12/412910
[patent_app_country] => US
[patent_app_date] => 2009-03-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 5961
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0242/20090242969.pdf
[firstpage_image] =>[orig_patent_app_number] => 12412910
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/412910 | Semiconductor storage device and method of manufacturing the same | Mar 26, 2009 | Issued |
Array
(
[id] => 5524716
[patent_doc_number] => 20090194792
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-08-06
[patent_title] => 'SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREFOR'
[patent_app_type] => utility
[patent_app_number] => 12/413010
[patent_app_country] => US
[patent_app_date] => 2009-03-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 10298
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0194/20090194792.pdf
[firstpage_image] =>[orig_patent_app_number] => 12413010
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/413010 | SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREFOR | Mar 26, 2009 | Abandoned |
Array
(
[id] => 7545884
[patent_doc_number] => 08053858
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-11-08
[patent_title] => 'Integrated latch-up free insulated gate bipolar transistor'
[patent_app_type] => utility
[patent_app_number] => 12/411820
[patent_app_country] => US
[patent_app_date] => 2009-03-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 27
[patent_no_of_words] => 3578
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 128
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/053/08053858.pdf
[firstpage_image] =>[orig_patent_app_number] => 12411820
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/411820 | Integrated latch-up free insulated gate bipolar transistor | Mar 25, 2009 | Issued |
Array
(
[id] => 6321404
[patent_doc_number] => 20100244241
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-09-30
[patent_title] => 'Semiconductor Device and Method of Forming a Thin Wafer Without a Carrier'
[patent_app_type] => utility
[patent_app_number] => 12/412279
[patent_app_country] => US
[patent_app_date] => 2009-03-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 8205
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0244/20100244241.pdf
[firstpage_image] =>[orig_patent_app_number] => 12412279
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/412279 | Semiconductor device and method of forming a thin wafer without a carrier | Mar 25, 2009 | Issued |
Array
(
[id] => 8664921
[patent_doc_number] => 08378383
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-02-19
[patent_title] => 'Semiconductor device and method of forming a shielding layer between stacked semiconductor die'
[patent_app_type] => utility
[patent_app_number] => 12/411310
[patent_app_country] => US
[patent_app_date] => 2009-03-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 17
[patent_no_of_words] => 7355
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 46
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12411310
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/411310 | Semiconductor device and method of forming a shielding layer between stacked semiconductor die | Mar 24, 2009 | Issued |
Array
(
[id] => 5555558
[patent_doc_number] => 20090267135
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-10-29
[patent_title] => 'NON-VOLATILE SEMICONDUCTOR STORAGE DEVICE AND METHOD OF MANUFACTURING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 12/408249
[patent_app_country] => US
[patent_app_date] => 2009-03-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 33
[patent_figures_cnt] => 33
[patent_no_of_words] => 12895
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0267/20090267135.pdf
[firstpage_image] =>[orig_patent_app_number] => 12408249
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/408249 | Non-volatile semiconductor storage device having memory cells disposed three-dimensionally, and method of manufacturing the same | Mar 19, 2009 | Issued |
Array
(
[id] => 8528328
[patent_doc_number] => 08304901
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-11-06
[patent_title] => 'Semiconductor device having a groove and a junction termination extension layer surrounding a guard ring layer'
[patent_app_type] => utility
[patent_app_number] => 12/867283
[patent_app_country] => US
[patent_app_date] => 2009-03-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 6475
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 189
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12867283
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/867283 | Semiconductor device having a groove and a junction termination extension layer surrounding a guard ring layer | Mar 11, 2009 | Issued |
Array
(
[id] => 8294871
[patent_doc_number] => 08222658
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-07-17
[patent_title] => 'Semiconductor light emitting element and method of manufacturing therefor'
[patent_app_type] => utility
[patent_app_number] => 12/399520
[patent_app_country] => US
[patent_app_date] => 2009-03-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 20
[patent_no_of_words] => 17841
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 124
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12399520
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/399520 | Semiconductor light emitting element and method of manufacturing therefor | Mar 5, 2009 | Issued |
Array
(
[id] => 9312288
[patent_doc_number] => 08653509
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-02-18
[patent_title] => 'Optoelectronic component'
[patent_app_type] => utility
[patent_app_number] => 12/921313
[patent_app_country] => US
[patent_app_date] => 2009-03-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 7579
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 220
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12921313
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/921313 | Optoelectronic component | Mar 4, 2009 | Issued |
Array
(
[id] => 8103703
[patent_doc_number] => 08153501
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-04-10
[patent_title] => 'Maskless selective boron-doped epitaxial growth'
[patent_app_type] => utility
[patent_app_number] => 12/397279
[patent_app_country] => US
[patent_app_date] => 2009-03-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 5
[patent_no_of_words] => 2320
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 136
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/153/08153501.pdf
[firstpage_image] =>[orig_patent_app_number] => 12397279
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/397279 | Maskless selective boron-doped epitaxial growth | Mar 2, 2009 | Issued |
Array
(
[id] => 8846761
[patent_doc_number] => 08455947
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-06-04
[patent_title] => 'Device and method for coupling first and second device portions'
[patent_app_type] => utility
[patent_app_number] => 12/388479
[patent_app_country] => US
[patent_app_date] => 2009-02-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 19
[patent_no_of_words] => 5371
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 106
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12388479
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/388479 | Device and method for coupling first and second device portions | Feb 17, 2009 | Issued |
Array
(
[id] => 5996442
[patent_doc_number] => 20110114912
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-05-19
[patent_title] => 'NONVOLATILE SEMICONDUCTOR MEMORY DEVICE AND MANUFACTURING METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 12/867437
[patent_app_country] => US
[patent_app_date] => 2009-02-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 28
[patent_figures_cnt] => 28
[patent_no_of_words] => 17581
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0114/20110114912.pdf
[firstpage_image] =>[orig_patent_app_number] => 12867437
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/867437 | Nonvolatile semiconductor memory device having coplanar surfaces at resistance variable layer and wiring layer and manufacturing method thereof | Feb 8, 2009 | Issued |
Array
(
[id] => 4462214
[patent_doc_number] => 07880185
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-02-01
[patent_title] => 'Semiconductor light emitting device with a substrate having a cross sectional trapezoidal shape and an oblique surface'
[patent_app_type] => utility
[patent_app_number] => 12/362252
[patent_app_country] => US
[patent_app_date] => 2009-01-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 29
[patent_figures_cnt] => 49
[patent_no_of_words] => 12973
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 204
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/880/07880185.pdf
[firstpage_image] =>[orig_patent_app_number] => 12362252
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/362252 | Semiconductor light emitting device with a substrate having a cross sectional trapezoidal shape and an oblique surface | Jan 28, 2009 | Issued |
Array
(
[id] => 8690500
[patent_doc_number] => 08390029
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-03-05
[patent_title] => 'Semiconductor device for reducing and/or preventing current collapse'
[patent_app_type] => utility
[patent_app_number] => 12/867427
[patent_app_country] => US
[patent_app_date] => 2009-01-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 13
[patent_no_of_words] => 7296
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 143
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12867427
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/867427 | Semiconductor device for reducing and/or preventing current collapse | Jan 22, 2009 | Issued |