
Jason Paul Pinheiro
Examiner (ID: 5651)
| Most Active Art Unit | 3715 |
| Art Unit(s) | 3717, 3715, 3714 |
| Total Applications | 699 |
| Issued Applications | 399 |
| Pending Applications | 76 |
| Abandoned Applications | 235 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 8846700
[patent_doc_number] => 08455885
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-06-04
[patent_title] => 'Method for heteroepitaxial growth of high-quality N-face gallium nitride, indium nitride, and aluminum nitride and their alloys by metal organic chemical vapor deposition'
[patent_app_type] => utility
[patent_app_number] => 13/444011
[patent_app_country] => US
[patent_app_date] => 2012-04-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 31
[patent_no_of_words] => 9362
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 129
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13444011
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/444011 | Method for heteroepitaxial growth of high-quality N-face gallium nitride, indium nitride, and aluminum nitride and their alloys by metal organic chemical vapor deposition | Apr 10, 2012 | Issued |
Array
(
[id] => 8249118
[patent_doc_number] => 20120153441
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-06-21
[patent_title] => 'OVERLAY MARK ENHANCEMENT FEATURE'
[patent_app_type] => utility
[patent_app_number] => 13/408618
[patent_app_country] => US
[patent_app_date] => 2012-02-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 7344
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0153/20120153441.pdf
[firstpage_image] =>[orig_patent_app_number] => 13408618
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/408618 | Overlay mark enhancement feature | Feb 28, 2012 | Issued |
Array
(
[id] => 9227400
[patent_doc_number] => 08633068
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-01-21
[patent_title] => 'Vertical transistor actuation'
[patent_app_type] => utility
[patent_app_number] => 13/401934
[patent_app_country] => US
[patent_app_date] => 2012-02-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 12
[patent_no_of_words] => 3389
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 283
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13401934
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/401934 | Vertical transistor actuation | Feb 21, 2012 | Issued |
Array
(
[id] => 9648500
[patent_doc_number] => 08802510
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-08-12
[patent_title] => 'Methods for controlling line dimensions in spacer alignment double patterning semiconductor processing'
[patent_app_type] => utility
[patent_app_number] => 13/402261
[patent_app_country] => US
[patent_app_date] => 2012-02-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 5640
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 207
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13402261
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/402261 | Methods for controlling line dimensions in spacer alignment double patterning semiconductor processing | Feb 21, 2012 | Issued |
Array
(
[id] => 10876206
[patent_doc_number] => 08900991
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-12-02
[patent_title] => 'Film forming method and storage medium'
[patent_app_type] => utility
[patent_app_number] => 13/402385
[patent_app_country] => US
[patent_app_date] => 2012-02-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 5267
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 126
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13402385
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/402385 | Film forming method and storage medium | Feb 21, 2012 | Issued |
Array
(
[id] => 8987064
[patent_doc_number] => 20130214346
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-08-22
[patent_title] => 'NON-VOLATILE MEMORY CELL AND LOGIC TRANSISTOR INTEGRATION'
[patent_app_type] => utility
[patent_app_number] => 13/402426
[patent_app_country] => US
[patent_app_date] => 2012-02-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 5040
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13402426
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/402426 | Non-volatile memory cell and logic transistor integration | Feb 21, 2012 | Issued |
Array
(
[id] => 8359105
[patent_doc_number] => 20120214262
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-08-23
[patent_title] => 'Embedded Semiconductor Device Including Phase Changeable Random Access Memory Element and Method of Fabricating the Same'
[patent_app_type] => utility
[patent_app_number] => 13/401550
[patent_app_country] => US
[patent_app_date] => 2012-02-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 6419
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13401550
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/401550 | Embedded Semiconductor Device Including Phase Changeable Random Access Memory Element and Method of Fabricating the Same | Feb 20, 2012 | Abandoned |
Array
(
[id] => 9817600
[patent_doc_number] => 08927384
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-01-06
[patent_title] => 'Methods of fabricating a semiconductor memory device'
[patent_app_type] => utility
[patent_app_number] => 13/400993
[patent_app_country] => US
[patent_app_date] => 2012-02-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 25
[patent_no_of_words] => 5804
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 115
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13400993
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/400993 | Methods of fabricating a semiconductor memory device | Feb 20, 2012 | Issued |
Array
(
[id] => 8393768
[patent_doc_number] => 20120231603
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-09-13
[patent_title] => 'Methods of forming phase change material layers and methods of manufacturing phase change memory devices'
[patent_app_type] => utility
[patent_app_number] => 13/400971
[patent_app_country] => US
[patent_app_date] => 2012-02-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 17784
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13400971
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/400971 | Methods of forming phase change material layers and methods of manufacturing phase change memory devices | Feb 20, 2012 | Abandoned |
Array
(
[id] => 8359161
[patent_doc_number] => 20120214281
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-08-23
[patent_title] => 'METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 13/401667
[patent_app_country] => US
[patent_app_date] => 2012-02-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3469
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13401667
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/401667 | METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICE | Feb 20, 2012 | Abandoned |
Array
(
[id] => 8989931
[patent_doc_number] => 20130217211
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-08-22
[patent_title] => 'Controlled-Pressure Process for Production of CZTS Thin-Films'
[patent_app_type] => utility
[patent_app_number] => 13/401558
[patent_app_country] => US
[patent_app_date] => 2012-02-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 9058
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13401558
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/401558 | Controlled-Pressure Process for Production of CZTS Thin-Films | Feb 20, 2012 | Abandoned |
Array
(
[id] => 9662112
[patent_doc_number] => 08809086
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-08-19
[patent_title] => 'Method for fabricating a semiconductor component based on GaN'
[patent_app_type] => utility
[patent_app_number] => 13/398425
[patent_app_country] => US
[patent_app_date] => 2012-02-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 19
[patent_no_of_words] => 3615
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13398425
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/398425 | Method for fabricating a semiconductor component based on GaN | Feb 15, 2012 | Issued |
Array
(
[id] => 8972465
[patent_doc_number] => 20130205895
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-08-15
[patent_title] => 'METHOD AND APPARATUS FOR BUILDING THREE-DIMENSIONAL MEMS ELEMENTS'
[patent_app_type] => utility
[patent_app_number] => 13/397318
[patent_app_country] => US
[patent_app_date] => 2012-02-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 23
[patent_no_of_words] => 6626
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13397318
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/397318 | Method and apparatus for building three-dimensional MEMS elements | Feb 14, 2012 | Issued |
Array
(
[id] => 8193022
[patent_doc_number] => 20120119365
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-05-17
[patent_title] => 'INTEGRATED CIRCUIT DEVICES HAVING CONDUCTIVE STRUCTURES WITH DIFFERENT CROSS SECTIONS'
[patent_app_type] => utility
[patent_app_number] => 13/355957
[patent_app_country] => US
[patent_app_date] => 2012-01-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 6782
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0119/20120119365.pdf
[firstpage_image] =>[orig_patent_app_number] => 13355957
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/355957 | Integrated circuit devices having conductive structures with different cross sections | Jan 22, 2012 | Issued |
Array
(
[id] => 8185418
[patent_doc_number] => 20120115268
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-05-10
[patent_title] => 'LASER LIFTOFF STRUCTURE AND RELATED METHODS'
[patent_app_type] => utility
[patent_app_number] => 13/353504
[patent_app_country] => US
[patent_app_date] => 2012-01-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 11533
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0115/20120115268.pdf
[firstpage_image] =>[orig_patent_app_number] => 13353504
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/353504 | Laser liftoff structure and related methods | Jan 18, 2012 | Issued |
Array
(
[id] => 8159397
[patent_doc_number] => 20120100688
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-04-26
[patent_title] => 'Self-Aligned Electrode Phase Change Memory'
[patent_app_type] => utility
[patent_app_number] => 13/343936
[patent_app_country] => US
[patent_app_date] => 2012-01-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2055
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0100/20120100688.pdf
[firstpage_image] =>[orig_patent_app_number] => 13343936
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/343936 | Self-Aligned Electrode Phase Change Memory | Jan 4, 2012 | Abandoned |
Array
(
[id] => 8425513
[patent_doc_number] => 20120247388
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-10-04
[patent_title] => 'ROLL-TO-ROLL EVAPORATION SYSTEM AND METHOD TO MANUFACTURE GROUP IBIIIAVIA PHOTOVOLTAICS'
[patent_app_type] => utility
[patent_app_number] => 13/342648
[patent_app_country] => US
[patent_app_date] => 2012-01-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 6645
[patent_no_of_claims] => 34
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13342648
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/342648 | ROLL-TO-ROLL EVAPORATION SYSTEM AND METHOD TO MANUFACTURE GROUP IBIIIAVIA PHOTOVOLTAICS | Jan 2, 2012 | Abandoned |
Array
(
[id] => 8637656
[patent_doc_number] => 20130029459
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-01-31
[patent_title] => 'METHOD FOR MAKING SCHOTTKY BARRIER DIODE'
[patent_app_type] => utility
[patent_app_number] => 13/337235
[patent_app_country] => US
[patent_app_date] => 2011-12-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3267
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13337235
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/337235 | Method for making Schottky barrier diode | Dec 25, 2011 | Issued |
Array
(
[id] => 8516307
[patent_doc_number] => 20120315715
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-12-13
[patent_title] => 'Method of Fabricating Fringe Field Switching Liquid Crystal Display Device'
[patent_app_type] => utility
[patent_app_number] => 13/332666
[patent_app_country] => US
[patent_app_date] => 2011-12-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 31
[patent_figures_cnt] => 31
[patent_no_of_words] => 11000
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13332666
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/332666 | Method of fabricating fringe field switching liquid crystal display device | Dec 20, 2011 | Issued |
Array
(
[id] => 8265418
[patent_doc_number] => 20120164846
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-06-28
[patent_title] => 'Method of Forming Metal Oxide Hardmask'
[patent_app_type] => utility
[patent_app_number] => 13/333420
[patent_app_country] => US
[patent_app_date] => 2011-12-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 9274
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13333420
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/333420 | Method of forming metal oxide hardmask | Dec 20, 2011 | Issued |