Jason Paul Pinheiro

Array ( [id] => 6318066 [patent_doc_number] => 20100112806 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-05-06 [patent_title] => 'SEMICONDUCTOR DEVICE MANUFACTURING METHOD, SEMICONDUCTOR MANUFACTURING APPARATUS AND STORAGE MEDIUM' [patent_app_type] => utility [patent_app_number] => 12/627602 [patent_app_country] => US [patent_app_date] => 2009-11-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 9044 [patent_no_of_claims] => 28 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0112/20100112806.pdf [firstpage_image] =>[orig_patent_app_number] => 12627602 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8081745 [patent_doc_number] => 08148190 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-04-03 [patent_title] => 'Semiconductor device and method of manufacturing the same' [patent_app_type] => utility [patent_app_number] => 12/626081 [patent_app_country] => US [patent_app_date] => 2009-11-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 6 [patent_no_of_words] => 3063 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 65 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/148/08148190.pdf [firstpage_image] =>[orig_patent_app_number] => 12626081 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6247645 [patent_doc_number] => 20100136762 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-06-03 [patent_title] => 'ENHANCING INTEGRITY OF A HIGH-K GATE STACK BY PROTECTING A LINER AT THE GATE BOTTOM DURING GATE HEAD EXPOSURE' [patent_app_type] => utility [patent_app_number] => 12/624672 [patent_app_country] => US [patent_app_date] => 2009-11-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 9267 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0136/20100136762.pdf [firstpage_image] =>[orig_patent_app_number] => 12624672 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6247666 [patent_doc_number] => 20100136765 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-06-03 [patent_title] => 'METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICE' [patent_app_type] => utility [patent_app_number] => 12/624691 [patent_app_country] => US [patent_app_date] => 2009-11-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 18 [patent_no_of_words] => 12068 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0136/20100136765.pdf [firstpage_image] =>[orig_patent_app_number] => 12624691 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4528653 [patent_doc_number] => 07923319 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-04-12 [patent_title] => 'Method for manufacturing a semiconductor integrated circuit device circuit device' [patent_app_type] => utility [patent_app_number] => 12/622524 [patent_app_country] => US [patent_app_date] => 2009-11-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 19 [patent_no_of_words] => 18359 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 219 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/923/07923319.pdf [firstpage_image] =>[orig_patent_app_number] => 12622524 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6583586 [patent_doc_number] => 20100130000 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-05-27 [patent_title] => 'Method of manufacturing semiconductor device' [patent_app_type] => utility [patent_app_number] => 12/591491 [patent_app_country] => US [patent_app_date] => 2009-11-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 2333 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0130/20100130000.pdf [firstpage_image] =>[orig_patent_app_number] => 12591491 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6001880 [patent_doc_number] => 20110117719 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-05-19 [patent_title] => 'METHODS OF PROCESSING SEMICONDUCTOR SUBSTRATES IN FORMING SCRIBE LINE ALIGNMENT MARKS' [patent_app_type] => utility [patent_app_number] => 12/622171 [patent_app_country] => US [patent_app_date] => 2009-11-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 23 [patent_figures_cnt] => 23 [patent_no_of_words] => 4017 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0117/20110117719.pdf [firstpage_image] =>[orig_patent_app_number] => 12622171 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6539656 [patent_doc_number] => 20100124791 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-05-20 [patent_title] => 'METHOD TO FABRICATE A CHIP FOR THE DETECTION OF BIOLOGICAL ELEMENTS' [patent_app_type] => utility [patent_app_number] => 12/620881 [patent_app_country] => US [patent_app_date] => 2009-11-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 7547 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0124/20100124791.pdf [firstpage_image] =>[orig_patent_app_number] => 12620881 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4619059 [patent_doc_number] => 07998775 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-08-16 [patent_title] => 'Silicon undercut prevention in sacrificial oxide release process and resulting MEMS structures' [patent_app_type] => utility [patent_app_number] => 12/619542 [patent_app_country] => US [patent_app_date] => 2009-11-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 8 [patent_no_of_words] => 2572 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 116 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/998/07998775.pdf [firstpage_image] =>[orig_patent_app_number] => 12619542 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7685941 [patent_doc_number] => 20100120200 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-05-13 [patent_title] => 'METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICE' [patent_app_type] => utility [patent_app_number] => 12/613552 [patent_app_country] => US [patent_app_date] => 2009-11-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 6855 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0120/20100120200.pdf [firstpage_image] =>[orig_patent_app_number] => 12613552 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8538650 [patent_doc_number] => 08314371 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-11-20 [patent_title] => 'Rapid thermal processing chamber with micro-positioning system' [patent_app_type] => utility [patent_app_number] => 12/611958 [patent_app_country] => US [patent_app_date] => 2009-11-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 20 [patent_figures_cnt] => 20 [patent_no_of_words] => 11369 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 189 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12611958 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6318067 [patent_doc_number] => 20100112807 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-05-06 [patent_title] => 'METHOD OF FORMING METAL WIRING OF SEMICONDUCTOR DEVICE' [patent_app_type] => utility [patent_app_number] => 12/608052 [patent_app_country] => US [patent_app_date] => 2009-10-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 2648 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0112/20100112807.pdf [firstpage_image] =>[orig_patent_app_number] => 12608052 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6293039 [patent_doc_number] => 20100159643 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-06-24 [patent_title] => 'BONDING IC DIE TO TSV WAFERS' [patent_app_type] => utility [patent_app_number] => 12/575522 [patent_app_country] => US [patent_app_date] => 2009-10-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 4417 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0159/20100159643.pdf [firstpage_image] =>[orig_patent_app_number] => 12575522 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8375644 [patent_doc_number] => 08258437 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-09-04 [patent_title] => 'Non-concentric surface heating element switch' [patent_app_type] => utility [patent_app_number] => 12/548547 [patent_app_country] => US [patent_app_date] => 2009-08-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 3423 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 197 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12548547 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6587095 [patent_doc_number] => 20100047975 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-02-25 [patent_title] => 'Method for fabricating low temperature poly-silicon thin film transistor substrate background' [patent_app_type] => utility [patent_app_number] => 12/583461 [patent_app_country] => US [patent_app_date] => 2009-08-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2921 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0047/20100047975.pdf [firstpage_image] =>[orig_patent_app_number] => 12583461 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 32378 [patent_doc_number] => 07790488 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-09-07 [patent_title] => 'Method for fabricating an in-plane switching mode liquid crystal display device' [patent_app_type] => utility [patent_app_number] => 12/461252 [patent_app_country] => US [patent_app_date] => 2009-08-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 20 [patent_no_of_words] => 9575 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 306 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/790/07790488.pdf [firstpage_image] =>[orig_patent_app_number] => 12461252 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6590394 [patent_doc_number] => 20100001288 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-01-07 [patent_title] => 'Low Etch Pit Density (EPD) Semi-Insulating GaAs Wafers' [patent_app_type] => utility [patent_app_number] => 12/506209 [patent_app_country] => US [patent_app_date] => 2009-07-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 1595 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0001/20100001288.pdf [firstpage_image] =>[orig_patent_app_number] => 12506209 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6623541 [patent_doc_number] => 20100003772 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-01-07 [patent_title] => 'Wafer level hermetic bond using metal alloy with raised feature' [patent_app_type] => utility [patent_app_number] => 12/459956 [patent_app_country] => US [patent_app_date] => 2009-07-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 14 [patent_no_of_words] => 6844 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0003/20100003772.pdf [firstpage_image] =>[orig_patent_app_number] => 12459956 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6624215 [patent_doc_number] => 20100003834 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-01-07 [patent_title] => 'MRAM' [patent_app_type] => utility [patent_app_number] => 12/493612 [patent_app_country] => US [patent_app_date] => 2009-06-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 1731 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0003/20100003834.pdf [firstpage_image] =>[orig_patent_app_number] => 12493612 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6561171 [patent_doc_number] => 20100233881 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-09-16 [patent_title] => 'METHOD OF MANUFACTURING SUPPORTING STRUCTURES FOR STACK CAPACITOR IN SEMICONDUCTOR DEVICE' [patent_app_type] => utility [patent_app_number] => 12/492462 [patent_app_country] => US [patent_app_date] => 2009-06-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 3029 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0233/20100233881.pdf [firstpage_image] =>[orig_patent_app_number] => 12492462 [rel_patent_id] =>[rel_patent_doc_number] =>)