
Jason R. Holloway
Examiner (ID: 15079, Phone: (571)270-5786 , Office: P/3664 )
| Most Active Art Unit | 3664 |
| Art Unit(s) | 3664, 3658, 3633 |
| Total Applications | 901 |
| Issued Applications | 674 |
| Pending Applications | 38 |
| Abandoned Applications | 205 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 11293644
[patent_doc_number] => 20160343576
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-11-24
[patent_title] => 'FORMULATIONS TO SELECTIVELY ETCH SILICON AND GERMANIUM'
[patent_app_type] => utility
[patent_app_number] => 15/108696
[patent_app_country] => US
[patent_app_date] => 2014-12-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4817
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15108696
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/108696 | Formulations to selectively etch silicon and germanium | Dec 28, 2014 | Issued |
Array
(
[id] => 11180618
[patent_doc_number] => 09412613
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-08-09
[patent_title] => 'Development of high etch selective hardmask material by ion implantation into amorphous carbon films'
[patent_app_type] => utility
[patent_app_number] => 14/574928
[patent_app_country] => US
[patent_app_date] => 2014-12-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 16
[patent_no_of_words] => 3633
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 77
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14574928
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/574928 | Development of high etch selective hardmask material by ion implantation into amorphous carbon films | Dec 17, 2014 | Issued |
Array
(
[id] => 11184612
[patent_doc_number] => 09416001
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-08-16
[patent_title] => 'Method for making a 3D nanostructure having a nanosubstructure, and an insulating pyramid having a metallic tip, a pyramid having nano-apertures and horizontal and/or vertical nanowires obtainable by this method'
[patent_app_type] => utility
[patent_app_number] => 14/570652
[patent_app_country] => US
[patent_app_date] => 2014-12-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 41
[patent_no_of_words] => 4521
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14570652
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/570652 | Method for making a 3D nanostructure having a nanosubstructure, and an insulating pyramid having a metallic tip, a pyramid having nano-apertures and horizontal and/or vertical nanowires obtainable by this method | Dec 14, 2014 | Issued |
Array
(
[id] => 11660056
[patent_doc_number] => 09673068
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-06-06
[patent_title] => 'Apparatus and method for processing substrate with film having porous structure (porous film) formed on surface layer thereof'
[patent_app_type] => utility
[patent_app_number] => 14/570435
[patent_app_country] => US
[patent_app_date] => 2014-12-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 9
[patent_no_of_words] => 10563
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 124
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14570435
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/570435 | Apparatus and method for processing substrate with film having porous structure (porous film) formed on surface layer thereof | Dec 14, 2014 | Issued |
Array
(
[id] => 10817394
[patent_doc_number] => 20160163556
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-06-09
[patent_title] => 'TECHNIQUE TO DEPOSIT SIDEWALL PASSIVATION FOR HIGH ASPECT RATIO CYLINDER ETCH'
[patent_app_type] => utility
[patent_app_number] => 14/560414
[patent_app_country] => US
[patent_app_date] => 2014-12-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 14783
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14560414
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/560414 | Technique to deposit sidewall passivation for high aspect ratio cylinder etch | Dec 3, 2014 | Issued |
Array
(
[id] => 10429477
[patent_doc_number] => 20150314488
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-11-05
[patent_title] => 'METHOD OF MANUFACTURING MASTER MOLD'
[patent_app_type] => utility
[patent_app_number] => 14/557712
[patent_app_country] => US
[patent_app_date] => 2014-12-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 5808
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14557712
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/557712 | Method of manufacturing master mold | Dec 1, 2014 | Issued |
Array
(
[id] => 10274824
[patent_doc_number] => 20150159821
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-06-11
[patent_title] => 'PROCESSING METHOD FOR OPTICAL DEVICE WAFER'
[patent_app_type] => utility
[patent_app_number] => 14/554479
[patent_app_country] => US
[patent_app_date] => 2014-11-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 2887
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14554479
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/554479 | Processing method for optical device wafer | Nov 25, 2014 | Issued |
Array
(
[id] => 11360329
[patent_doc_number] => 09536987
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-01-03
[patent_title] => 'Line-end cutting method for fin structures of FinFETs formed by double patterning technology'
[patent_app_type] => utility
[patent_app_number] => 14/764175
[patent_app_country] => US
[patent_app_date] => 2014-11-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 27
[patent_no_of_words] => 5386
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 464
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14764175
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/764175 | Line-end cutting method for fin structures of FinFETs formed by double patterning technology | Nov 23, 2014 | Issued |
Array
(
[id] => 10787318
[patent_doc_number] => 20160133474
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-05-12
[patent_title] => 'METHOD FOR FABRICATING SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 14/537827
[patent_app_country] => US
[patent_app_date] => 2014-11-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 1627
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14537827
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/537827 | Method for fabricating semiconductor device | Nov 9, 2014 | Issued |
Array
(
[id] => 10241040
[patent_doc_number] => 20150126035
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-05-07
[patent_title] => 'Novel Mask Removal Process Strategy for Vertical NAND Device'
[patent_app_type] => utility
[patent_app_number] => 14/532030
[patent_app_country] => US
[patent_app_date] => 2014-11-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 7491
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14532030
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/532030 | Mask removal process strategy for vertical NAND device | Nov 3, 2014 | Issued |
Array
(
[id] => 11050734
[patent_doc_number] => 20160247693
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-08-25
[patent_title] => 'METAL FILM POLISHING SLURRY COMPOSITION, AND METHOD FOR REDUCING SCRATCHES GENERATED WHEN POLISHING METAL FILM BY USING SAME'
[patent_app_type] => utility
[patent_app_number] => 15/030981
[patent_app_country] => US
[patent_app_date] => 2014-10-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4811
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15030981
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/030981 | Metal film polishing slurry composition, and method for reducing scratches generated when polishing metal film by using same | Oct 20, 2014 | Issued |
Array
(
[id] => 10398734
[patent_doc_number] => 20150283743
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-10-08
[patent_title] => 'BASE MOLD AND METHOD OF FABRICATING MOLD'
[patent_app_type] => utility
[patent_app_number] => 14/517482
[patent_app_country] => US
[patent_app_date] => 2014-10-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 19
[patent_no_of_words] => 6738
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14517482
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/517482 | BASE MOLD AND METHOD OF FABRICATING MOLD | Oct 16, 2014 | Abandoned |
Array
(
[id] => 11357503
[patent_doc_number] => 09534147
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-01-03
[patent_title] => 'Polishing composition and method for nickel-phosphorous coated memory disks'
[patent_app_type] => utility
[patent_app_number] => 14/515723
[patent_app_country] => US
[patent_app_date] => 2014-10-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6941
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 87
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14515723
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/515723 | Polishing composition and method for nickel-phosphorous coated memory disks | Oct 15, 2014 | Issued |
Array
(
[id] => 13181801
[patent_doc_number] => 10106400
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-10-23
[patent_title] => One-piece, hollow micromechanical part with several functional levels formed of a synthetic carbon allotrope based material
[patent_app_type] => utility
[patent_app_number] => 15/030710
[patent_app_country] => US
[patent_app_date] => 2014-10-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 27
[patent_no_of_words] => 7595
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 158
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15030710
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/030710 | One-piece, hollow micromechanical part with several functional levels formed of a synthetic carbon allotrope based material | Oct 5, 2014 | Issued |
Array
(
[id] => 11828885
[patent_doc_number] => 09725618
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-08-08
[patent_title] => 'Metal-containing resist underlayer film-forming composition containing polyacid'
[patent_app_type] => utility
[patent_app_number] => 15/027311
[patent_app_country] => US
[patent_app_date] => 2014-10-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 17830
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 387
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15027311
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/027311 | Metal-containing resist underlayer film-forming composition containing polyacid | Oct 2, 2014 | Issued |
Array
(
[id] => 10534201
[patent_doc_number] => 09259819
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-02-16
[patent_title] => 'CMP method for forming smooth diamond surfaces'
[patent_app_type] => utility
[patent_app_number] => 14/494276
[patent_app_country] => US
[patent_app_date] => 2014-09-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 7021
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 124
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14494276
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/494276 | CMP method for forming smooth diamond surfaces | Sep 22, 2014 | Issued |
Array
(
[id] => 10740678
[patent_doc_number] => 20160086829
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-03-24
[patent_title] => 'SYSTEMS AND METHODS FOR DRYING HIGH ASPECT RATIO STRUCTURES WITHOUT COLLAPSE USING STIMULI-RESPONSIVE SACRIFICIAL BRACING MATERIAL'
[patent_app_type] => utility
[patent_app_number] => 14/489615
[patent_app_country] => US
[patent_app_date] => 2014-09-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4727
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14489615
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/489615 | Systems and methods for drying high aspect ratio structures without collapse using stimuli-responsive sacrificial bracing material | Sep 17, 2014 | Issued |
Array
(
[id] => 10382297
[patent_doc_number] => 20150267305
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-09-24
[patent_title] => 'ETCHANT COMPOSITION AND METHOD FOR MANUFACTURING CIRCUIT PATTERN USING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 14/486502
[patent_app_country] => US
[patent_app_date] => 2014-09-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5002
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14486502
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/486502 | ETCHANT COMPOSITION AND METHOD FOR MANUFACTURING CIRCUIT PATTERN USING THE SAME | Sep 14, 2014 | Abandoned |
Array
(
[id] => 11239855
[patent_doc_number] => 09466501
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-10-11
[patent_title] => 'Method and apparatus for improving CMP planarity'
[patent_app_type] => utility
[patent_app_number] => 14/477932
[patent_app_country] => US
[patent_app_date] => 2014-09-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4306
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14477932
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/477932 | Method and apparatus for improving CMP planarity | Sep 4, 2014 | Issued |
Array
(
[id] => 11517392
[patent_doc_number] => 20170084466
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-03-23
[patent_title] => 'METHOD FOR EXPOSING POLYSILICON GATES'
[patent_app_type] => utility
[patent_app_number] => 15/336785
[patent_app_country] => US
[patent_app_date] => 2014-08-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5177
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15336785
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/336785 | Method for exposing polysilicon gates | Aug 24, 2014 | Issued |