Jason S Morrow
Examiner (ID: 17033, Phone: (571)272-6663 , Office: P/3612 )
Most Active Art Unit | 3612 |
Art Unit(s) | 3612 |
Total Applications | 2528 |
Issued Applications | 2072 |
Pending Applications | 145 |
Abandoned Applications | 311 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 17239376
[patent_doc_number] => 11183264
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-11-23
[patent_title] => Program and operating methods of nonvolatile memory device
[patent_app_type] => utility
[patent_app_number] => 17/135125
[patent_app_country] => US
[patent_app_date] => 2020-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 19
[patent_no_of_words] => 14152
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 211
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17135125
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/135125 | Program and operating methods of nonvolatile memory device | Dec 27, 2020 | Issued |
Array
(
[id] => 17744386
[patent_doc_number] => 11392454
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-07-19
[patent_title] => Memory controllers, memory systems and memory modules
[patent_app_type] => utility
[patent_app_number] => 17/132028
[patent_app_country] => US
[patent_app_date] => 2020-12-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 27
[patent_no_of_words] => 12357
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 340
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17132028
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/132028 | Memory controllers, memory systems and memory modules | Dec 22, 2020 | Issued |
Array
(
[id] => 16716654
[patent_doc_number] => 20210083801
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-03-18
[patent_title] => METHODS AND SYSTEMS FOR DATA TRANSMISSION
[patent_app_type] => utility
[patent_app_number] => 17/108386
[patent_app_country] => US
[patent_app_date] => 2020-12-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5767
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 112
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17108386
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/108386 | Methods and systems for data transmission | Nov 30, 2020 | Issued |
Array
(
[id] => 16752278
[patent_doc_number] => 20210104290
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-04-08
[patent_title] => TEST ACCESS PORT ARCHITECTURE TO FACILITATE MULTIPLE TESTING MODES
[patent_app_type] => utility
[patent_app_number] => 17/100647
[patent_app_country] => US
[patent_app_date] => 2020-11-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10289
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 128
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17100647
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/100647 | Test access port architecture to facilitate multiple testing modes | Nov 19, 2020 | Issued |
Array
(
[id] => 16856173
[patent_doc_number] => 20210156918
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-05-27
[patent_title] => Trajectory-Optimized Test Pattern Generation for Built-In Self-Test
[patent_app_type] => utility
[patent_app_number] => 16/950176
[patent_app_country] => US
[patent_app_date] => 2020-11-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7787
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 151
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16950176
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/950176 | Trajectory-optimized test pattern generation for built-in self-test | Nov 16, 2020 | Issued |
Array
(
[id] => 18888991
[patent_doc_number] => 11867758
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-01-09
[patent_title] => Test method for control chip and related device
[patent_app_type] => utility
[patent_app_number] => 17/595452
[patent_app_country] => US
[patent_app_date] => 2020-10-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 16
[patent_no_of_words] => 9845
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 179
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17595452
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/595452 | Test method for control chip and related device | Oct 14, 2020 | Issued |
Array
(
[id] => 17825573
[patent_doc_number] => 11430525
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-08-30
[patent_title] => Memory device
[patent_app_type] => utility
[patent_app_number] => 17/064952
[patent_app_country] => US
[patent_app_date] => 2020-10-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 57
[patent_figures_cnt] => 81
[patent_no_of_words] => 16988
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 269
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17064952
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/064952 | Memory device | Oct 6, 2020 | Issued |
Array
(
[id] => 17417878
[patent_doc_number] => 20220052783
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-02-17
[patent_title] => PACKET RECONSTRUCTION AND ERROR CORRECTION FOR NETWORK ENDPOINTS
[patent_app_type] => utility
[patent_app_number] => 17/033989
[patent_app_country] => US
[patent_app_date] => 2020-09-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6292
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17033989
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/033989 | PACKET RECONSTRUCTION AND ERROR CORRECTION FOR NETWORK ENDPOINTS | Sep 27, 2020 | Pending |
Array
(
[id] => 17371437
[patent_doc_number] => 20220026489
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-01-27
[patent_title] => INTEGRATED CIRCUIT SELF-REPAIR METHOD AND INTEGRATED CIRCUIT THEREOF
[patent_app_type] => utility
[patent_app_number] => 17/030069
[patent_app_country] => US
[patent_app_date] => 2020-09-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5031
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 129
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17030069
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/030069 | Integrated circuit self-repair method and integrated circuit thereof | Sep 22, 2020 | Issued |
Array
(
[id] => 17143818
[patent_doc_number] => 20210311831
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-10-07
[patent_title] => DATA PROCESSING SYSTEM, MEMORY CONTROLLER THEREFOR, AND OPERATING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 17/027301
[patent_app_country] => US
[patent_app_date] => 2020-09-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6491
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -22
[patent_words_short_claim] => 106
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17027301
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/027301 | Data processing system, memory controller therefor, and operating method thereof | Sep 20, 2020 | Issued |
Array
(
[id] => 18262131
[patent_doc_number] => 11609833
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-03-21
[patent_title] => Fault injection in a clock monitor unit
[patent_app_type] => utility
[patent_app_number] => 17/024798
[patent_app_country] => US
[patent_app_date] => 2020-09-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 9
[patent_no_of_words] => 10130
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 344
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17024798
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/024798 | Fault injection in a clock monitor unit | Sep 17, 2020 | Issued |
Array
(
[id] => 16979074
[patent_doc_number] => 20210223311
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-07-22
[patent_title] => METHOD AND APPARATUS FOR TESTING ARTIFICIAL INTELLIGENCE CHIP, DEVICE AND STORAGE MEDIUM
[patent_app_type] => utility
[patent_app_number] => 17/021080
[patent_app_country] => US
[patent_app_date] => 2020-09-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12000
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 122
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17021080
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/021080 | Method and apparatus for testing artificial intelligence chip, device and storage medium | Sep 14, 2020 | Issued |
Array
(
[id] => 16529556
[patent_doc_number] => 20200403637
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-12-24
[patent_title] => DATA PROCESSING APPARATUS AND DATA PROCESSING METHOD
[patent_app_type] => utility
[patent_app_number] => 17/012598
[patent_app_country] => US
[patent_app_date] => 2020-09-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 53990
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => 0
[patent_words_short_claim] => 1011
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17012598
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/012598 | Data processing apparatus and data processing method | Sep 3, 2020 | Issued |
Array
(
[id] => 16515836
[patent_doc_number] => 20200395094
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-12-17
[patent_title] => PROGRAM AND OPERATING METHODS OF NONVOLATILE MEMORY DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/004557
[patent_app_country] => US
[patent_app_date] => 2020-08-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14131
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 133
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17004557
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/004557 | Program and operating methods of nonvolatile memory device | Aug 26, 2020 | Issued |
Array
(
[id] => 16625731
[patent_doc_number] => 20210044384
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-02-11
[patent_title] => TONE-LEVEL INTERLEAVING AND DE-INTERLEAVING FOR BROADCAST OR MULTICAST COMMUNICATIONS
[patent_app_type] => utility
[patent_app_number] => 16/985883
[patent_app_country] => US
[patent_app_date] => 2020-08-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 22787
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -28
[patent_words_short_claim] => 62
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16985883
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/985883 | Tone-level interleaving and de-interleaving for broadcast or multicast communications | Aug 4, 2020 | Issued |
Array
(
[id] => 17180111
[patent_doc_number] => 11157354
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-10-26
[patent_title] => Dynamic random access memory devices and memory systems having the same
[patent_app_type] => utility
[patent_app_number] => 16/947383
[patent_app_country] => US
[patent_app_date] => 2020-07-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 13
[patent_no_of_words] => 9141
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 356
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16947383
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/947383 | Dynamic random access memory devices and memory systems having the same | Jul 29, 2020 | Issued |
Array
(
[id] => 18119290
[patent_doc_number] => 11550685
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-01-10
[patent_title] => Mode controller and integrated circuit chip including the same
[patent_app_type] => utility
[patent_app_number] => 16/929419
[patent_app_country] => US
[patent_app_date] => 2020-07-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 7472
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 171
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16929419
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/929419 | Mode controller and integrated circuit chip including the same | Jul 14, 2020 | Issued |
Array
(
[id] => 16403055
[patent_doc_number] => 20200343913
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-10-29
[patent_title] => CHANNEL ENCODING METHOD AND ENCODING APPARATUS
[patent_app_type] => utility
[patent_app_number] => 16/926211
[patent_app_country] => US
[patent_app_date] => 2020-07-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 23229
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 180
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16926211
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/926211 | Channel encoding method and encoding apparatus | Jul 9, 2020 | Issued |
Array
(
[id] => 18262934
[patent_doc_number] => 11610641
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-03-21
[patent_title] => Wafer-yields and write-QoS in flash-based solid state drives
[patent_app_type] => utility
[patent_app_number] => 16/925158
[patent_app_country] => US
[patent_app_date] => 2020-07-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 13
[patent_no_of_words] => 6949
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 186
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16925158
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/925158 | Wafer-yields and write-QoS in flash-based solid state drives | Jul 8, 2020 | Issued |
Array
(
[id] => 17114096
[patent_doc_number] => 20210294693
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-09-23
[patent_title] => SEMICONDUCTOR DEVICES
[patent_app_type] => utility
[patent_app_number] => 16/909019
[patent_app_country] => US
[patent_app_date] => 2020-06-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9067
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 121
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16909019
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/909019 | Semiconductor devices | Jun 22, 2020 | Issued |