Jason Y. Ko

Array ( [id] => 6003836 [patent_doc_number] => 20110057162 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-03-10 [patent_title] => 'IN VIA FORMED PHASE CHANGE MEMORY CELL WITH RECESSED PILLAR HEATER' [patent_app_type] => utility [patent_app_number] => 12/556198 [patent_app_country] => US [patent_app_date] => 2009-09-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 3088 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0057/20110057162.pdf [firstpage_image] =>[orig_patent_app_number] => 12556198 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6562654 [patent_doc_number] => 20100059832 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-03-11 [patent_title] => 'Semiconductor device' [patent_app_type] => utility [patent_app_number] => 12/584638 [patent_app_country] => US [patent_app_date] => 2009-09-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 3435 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0059/20100059832.pdf [firstpage_image] =>[orig_patent_app_number] => 12584638 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7763500 [patent_doc_number] => 08115245 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-02-14 [patent_title] => 'Nonvolatile memory device' [patent_app_type] => utility [patent_app_number] => 12/554581 [patent_app_country] => US [patent_app_date] => 2009-09-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 19 [patent_no_of_words] => 13132 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 172 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/115/08115245.pdf [firstpage_image] =>[orig_patent_app_number] => 12554581 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6004064 [patent_doc_number] => 20110057267 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-03-10 [patent_title] => 'POLYSILICON DESIGN FOR REPLACEMENT GATE TECHNOLOGY' [patent_app_type] => utility [patent_app_number] => 12/554604 [patent_app_country] => US [patent_app_date] => 2009-09-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 17 [patent_no_of_words] => 8628 [patent_no_of_claims] => 28 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0057/20110057267.pdf [firstpage_image] =>[orig_patent_app_number] => 12554604 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9140786 [patent_doc_number] => 08581249 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-11-12 [patent_title] => 'Film thickness monitoring structure for semiconductor substrate' [patent_app_type] => utility [patent_app_number] => 12/461794 [patent_app_country] => US [patent_app_date] => 2009-08-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 27 [patent_no_of_words] => 10560 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 172 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12461794 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7724646 [patent_doc_number] => 08097918 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-01-17 [patent_title] => 'Semiconductor arrangement including a load transistor and sense transistor' [patent_app_type] => utility [patent_app_number] => 12/541635 [patent_app_country] => US [patent_app_date] => 2009-08-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 20 [patent_no_of_words] => 5416 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 159 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/097/08097918.pdf [firstpage_image] =>[orig_patent_app_number] => 12541635 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8245253 [patent_doc_number] => 08203181 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-06-19 [patent_title] => 'Trench MOSFET semiconductor device and manufacturing method therefor' [patent_app_type] => utility [patent_app_number] => 12/540860 [patent_app_country] => US [patent_app_date] => 2009-08-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 87 [patent_figures_cnt] => 93 [patent_no_of_words] => 25848 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 136 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/203/08203181.pdf [firstpage_image] =>[orig_patent_app_number] => 12540860 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7741907 [patent_doc_number] => 08106464 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-01-31 [patent_title] => 'Semiconductor device having bar type active pattern' [patent_app_type] => utility [patent_app_number] => 12/461500 [patent_app_country] => US [patent_app_date] => 2009-08-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 27 [patent_figures_cnt] => 39 [patent_no_of_words] => 4464 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 153 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/106/08106464.pdf [firstpage_image] =>[orig_patent_app_number] => 12461500 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7545331 [patent_doc_number] => 08053302 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-11-08 [patent_title] => 'Non-volatile memory device and method of manufacturing same' [patent_app_type] => utility [patent_app_number] => 12/461416 [patent_app_country] => US [patent_app_date] => 2009-08-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 19 [patent_no_of_words] => 7576 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 122 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/053/08053302.pdf [firstpage_image] =>[orig_patent_app_number] => 12461416 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5300226 [patent_doc_number] => 20090294878 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-12-03 [patent_title] => 'CIRCUITRY AND GATE STACKS' [patent_app_type] => utility [patent_app_number] => 12/537577 [patent_app_country] => US [patent_app_date] => 2009-08-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2733 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0294/20090294878.pdf [firstpage_image] =>[orig_patent_app_number] => 12537577 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5956615 [patent_doc_number] => 20110181345 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-07-28 [patent_title] => 'PHASE TRANSITION DEVICES AND SMART CAPACITIVE DEVICES' [patent_app_type] => utility [patent_app_number] => 13/056982 [patent_app_country] => US [patent_app_date] => 2009-08-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 4199 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0181/20110181345.pdf [firstpage_image] =>[orig_patent_app_number] => 13056982 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5485412 [patent_doc_number] => 20090275177 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-11-05 [patent_title] => 'SEMICONDUCTOR DEVICE WITH MULTIPLE CHANNELS AND METHOD OF FABRICATING THE SAME' [patent_app_type] => utility [patent_app_number] => 12/503594 [patent_app_country] => US [patent_app_date] => 2009-07-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 5281 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0275/20090275177.pdf [firstpage_image] =>[orig_patent_app_number] => 12503594 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6463446 [patent_doc_number] => 20100006914 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-01-14 [patent_title] => 'Nonvolatile semiconductor memory device, and method for manufacturing nonvolatile semiconductor memory device' [patent_app_type] => utility [patent_app_number] => 12/458339 [patent_app_country] => US [patent_app_date] => 2009-07-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 31 [patent_figures_cnt] => 31 [patent_no_of_words] => 15378 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0006/20100006914.pdf [firstpage_image] =>[orig_patent_app_number] => 12458339 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6327875 [patent_doc_number] => 20100327393 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-12-30 [patent_title] => 'Method and structures for etching cavity in silicon under dielectric membrane' [patent_app_type] => utility [patent_app_number] => 12/456910 [patent_app_country] => US [patent_app_date] => 2009-06-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 21 [patent_figures_cnt] => 21 [patent_no_of_words] => 7188 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0327/20100327393.pdf [firstpage_image] =>[orig_patent_app_number] => 12456910 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7504654 [patent_doc_number] => 08035152 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-10-11 [patent_title] => 'Semiconductor device having shared bit line structure' [patent_app_type] => utility [patent_app_number] => 12/457813 [patent_app_country] => US [patent_app_date] => 2009-06-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 23 [patent_figures_cnt] => 40 [patent_no_of_words] => 8205 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 110 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/035/08035152.pdf [firstpage_image] =>[orig_patent_app_number] => 12457813 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4629844 [patent_doc_number] => 08008742 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-08-30 [patent_title] => 'Semiconductor memory device and method of fabricating the same' [patent_app_type] => utility [patent_app_number] => 12/457500 [patent_app_country] => US [patent_app_date] => 2009-06-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 9 [patent_no_of_words] => 3537 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 118 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/008/08008742.pdf [firstpage_image] =>[orig_patent_app_number] => 12457500 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5371599 [patent_doc_number] => 20090309159 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-12-17 [patent_title] => 'SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD OF THE SAME' [patent_app_type] => utility [patent_app_number] => 12/481551 [patent_app_country] => US [patent_app_date] => 2009-06-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 16 [patent_no_of_words] => 15679 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0309/20090309159.pdf [firstpage_image] =>[orig_patent_app_number] => 12481551 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5471640 [patent_doc_number] => 20090244806 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-10-01 [patent_title] => 'Capacitors And Methods Of Forming Capacitors' [patent_app_type] => utility [patent_app_number] => 12/480496 [patent_app_country] => US [patent_app_date] => 2009-06-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 5375 [patent_no_of_claims] => 36 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0244/20090244806.pdf [firstpage_image] =>[orig_patent_app_number] => 12480496 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7978559 [patent_doc_number] => 08072027 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-12-06 [patent_title] => '3D channel architecture for semiconductor devices' [patent_app_type] => utility [patent_app_number] => 12/480065 [patent_app_country] => US [patent_app_date] => 2009-06-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 11 [patent_no_of_words] => 4156 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 145 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/072/08072027.pdf [firstpage_image] =>[orig_patent_app_number] => 12480065 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8375743 [patent_doc_number] => 08258517 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-09-04 [patent_title] => 'Semiconductor device having driving transistors' [patent_app_type] => utility [patent_app_number] => 12/473055 [patent_app_country] => US [patent_app_date] => 2009-05-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 24 [patent_figures_cnt] => 45 [patent_no_of_words] => 19347 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 217 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12473055 [rel_patent_id] =>[rel_patent_doc_number] =>)