
Jason Y. Ko
Examiner (ID: 1948)
| Most Active Art Unit | 1711 |
| Art Unit(s) | 1792, 1711 |
| Total Applications | 1498 |
| Issued Applications | 1154 |
| Pending Applications | 89 |
| Abandoned Applications | 287 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 5043690
[patent_doc_number] => 20070262361
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-11-15
[patent_title] => 'STRUCTURE AND METHOD FOR MANUFACTURING STRAINED SILICON DIRECTLY-ON-INSULATOR SUBSTRATE WITH HYBRID CRYSTALLINE ORIENTATION AND DIFFERENT STRESS LEVELS'
[patent_app_type] => utility
[patent_app_number] => 11/830464
[patent_app_country] => US
[patent_app_date] => 2007-07-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 9164
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0262/20070262361.pdf
[firstpage_image] =>[orig_patent_app_number] => 11830464
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/830464 | Strained silicon directly-on-insulator substrate with hybrid crystalline orientation and different stress levels | Jul 29, 2007 | Issued |
Array
(
[id] => 217448
[patent_doc_number] => 07612360
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-11-03
[patent_title] => 'Non-volatile memory devices having cell diodes'
[patent_app_type] => utility
[patent_app_number] => 11/782682
[patent_app_country] => US
[patent_app_date] => 2007-07-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 21
[patent_no_of_words] => 4983
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/612/07612360.pdf
[firstpage_image] =>[orig_patent_app_number] => 11782682
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/782682 | Non-volatile memory devices having cell diodes | Jul 24, 2007 | Issued |
Array
(
[id] => 205306
[patent_doc_number] => 07629653
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2009-12-08
[patent_title] => 'Techniques for improving negative bias temperature instability (NBTI) lifetime of field effect transistors'
[patent_app_type] => utility
[patent_app_number] => 11/827765
[patent_app_country] => US
[patent_app_date] => 2007-07-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 12
[patent_no_of_words] => 3209
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 83
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/629/07629653.pdf
[firstpage_image] =>[orig_patent_app_number] => 11827765
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/827765 | Techniques for improving negative bias temperature instability (NBTI) lifetime of field effect transistors | Jul 12, 2007 | Issued |
Array
(
[id] => 4800558
[patent_doc_number] => 20080012145
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-01-17
[patent_title] => 'Semiconductor Device and Method for Manufacturing the Same'
[patent_app_type] => utility
[patent_app_number] => 11/777101
[patent_app_country] => US
[patent_app_date] => 2007-07-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 2044
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0012/20080012145.pdf
[firstpage_image] =>[orig_patent_app_number] => 11777101
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/777101 | Method for manufacturing a semiconductor device | Jul 11, 2007 | Issued |
Array
(
[id] => 5307555
[patent_doc_number] => 20090014836
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-01-15
[patent_title] => 'Memory Array with a Selector Connected to Multiple Resistive Cells'
[patent_app_type] => utility
[patent_app_number] => 11/775741
[patent_app_country] => US
[patent_app_date] => 2007-07-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 3297
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0014/20090014836.pdf
[firstpage_image] =>[orig_patent_app_number] => 11775741
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/775741 | Memory array with a selector connected to multiple resistive cells | Jul 9, 2007 | Issued |
Array
(
[id] => 4796757
[patent_doc_number] => 20080008343
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-01-10
[patent_title] => 'Hearing aid with electrophoretic hearing aid case and method for electrophoretic reproduction'
[patent_app_type] => utility
[patent_app_number] => 11/825070
[patent_app_country] => US
[patent_app_date] => 2007-07-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 3910
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0008/20080008343.pdf
[firstpage_image] =>[orig_patent_app_number] => 11825070
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/825070 | Hearing aid with electrophoretic hearing aid case and method for electrophoretic reproduction | Jul 2, 2007 | Abandoned |
Array
(
[id] => 4685571
[patent_doc_number] => 20080029752
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-02-07
[patent_title] => 'PHASE CHANGE MEMORY AND MANUFACTURING METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 11/771601
[patent_app_country] => US
[patent_app_date] => 2007-06-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 3616
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0029/20080029752.pdf
[firstpage_image] =>[orig_patent_app_number] => 11771601
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/771601 | Phase change memory and manufacturing method thereof | Jun 28, 2007 | Issued |
Array
(
[id] => 4932074
[patent_doc_number] => 20080002849
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-01-03
[patent_title] => 'Modular behind-the-ear hearing aid'
[patent_app_type] => utility
[patent_app_number] => 11/823729
[patent_app_country] => US
[patent_app_date] => 2007-06-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3359
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0002/20080002849.pdf
[firstpage_image] =>[orig_patent_app_number] => 11823729
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/823729 | Modular behind-the-ear hearing aid | Jun 27, 2007 | Abandoned |
Array
(
[id] => 5324
[patent_doc_number] => 07812332
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-10-12
[patent_title] => 'Phase change memory device and method of forming the same'
[patent_app_type] => utility
[patent_app_number] => 11/769532
[patent_app_country] => US
[patent_app_date] => 2007-06-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 28
[patent_no_of_words] => 7626
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 78
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/812/07812332.pdf
[firstpage_image] =>[orig_patent_app_number] => 11769532
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/769532 | Phase change memory device and method of forming the same | Jun 26, 2007 | Issued |
Array
(
[id] => 72661
[patent_doc_number] => 07755134
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-07-13
[patent_title] => 'Nonvolatile semiconductor memory device'
[patent_app_type] => utility
[patent_app_number] => 11/765881
[patent_app_country] => US
[patent_app_date] => 2007-06-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 68
[patent_figures_cnt] => 96
[patent_no_of_words] => 28840
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 133
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/755/07755134.pdf
[firstpage_image] =>[orig_patent_app_number] => 11765881
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/765881 | Nonvolatile semiconductor memory device | Jun 19, 2007 | Issued |
Array
(
[id] => 64838
[patent_doc_number] => 07759667
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-07-20
[patent_title] => 'Phase change memory device including resistant material'
[patent_app_type] => utility
[patent_app_number] => 11/762801
[patent_app_country] => US
[patent_app_date] => 2007-06-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 8285
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 117
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/759/07759667.pdf
[firstpage_image] =>[orig_patent_app_number] => 11762801
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/762801 | Phase change memory device including resistant material | Jun 13, 2007 | Issued |
Array
(
[id] => 5245174
[patent_doc_number] => 20070241408
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-10-18
[patent_title] => 'WELL ISOLATION TRENCHES (WIT) FOR CMOS DEVICES'
[patent_app_type] => utility
[patent_app_number] => 11/759981
[patent_app_country] => US
[patent_app_date] => 2007-06-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 2201
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0241/20070241408.pdf
[firstpage_image] =>[orig_patent_app_number] => 11759981
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/759981 | Well isolation trenches (WIT) for CMOS devices | Jun 7, 2007 | Issued |
Array
(
[id] => 5164859
[patent_doc_number] => 20070286443
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-12-13
[patent_title] => 'Cover for hearing device housing arrangement'
[patent_app_type] => utility
[patent_app_number] => 11/810970
[patent_app_country] => US
[patent_app_date] => 2007-06-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 1017
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0286/20070286443.pdf
[firstpage_image] =>[orig_patent_app_number] => 11810970
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/810970 | Cover for hearing device housing arrangement | Jun 6, 2007 | Abandoned |
Array
(
[id] => 5123559
[patent_doc_number] => 20070235829
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-10-11
[patent_title] => 'Dark Current Reduction in Back-Illuminated Imaging Sensors and Method of Fabricating Same'
[patent_app_type] => utility
[patent_app_number] => 11/752601
[patent_app_country] => US
[patent_app_date] => 2007-05-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5229
[patent_no_of_claims] => 35
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0235/20070235829.pdf
[firstpage_image] =>[orig_patent_app_number] => 11752601
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/752601 | Dark current reduction in back-illuminated imaging sensors and method of fabricating same | May 22, 2007 | Issued |
Array
(
[id] => 4691173
[patent_doc_number] => 20080083943
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-04-10
[patent_title] => 'DUAL-GATE MEMORY DEVICE AND OPTIMIZATION OF ELECTRICAL INTERACTION BETWEEN FRONT AND BACK GATES TO ENABLE SCALING'
[patent_app_type] => utility
[patent_app_number] => 11/749094
[patent_app_country] => US
[patent_app_date] => 2007-05-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 7381
[patent_no_of_claims] => 45
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0083/20080083943.pdf
[firstpage_image] =>[orig_patent_app_number] => 11749094
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/749094 | DUAL-GATE MEMORY DEVICE AND OPTIMIZATION OF ELECTRICAL INTERACTION BETWEEN FRONT AND BACK GATES TO ENABLE SCALING | May 14, 2007 | Abandoned |
Array
(
[id] => 103833
[patent_doc_number] => 07723824
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-05-25
[patent_title] => 'Methodology for recovery of hot carrier induced degradation in bipolar devices'
[patent_app_type] => utility
[patent_app_number] => 11/744621
[patent_app_country] => US
[patent_app_date] => 2007-05-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 7
[patent_no_of_words] => 3529
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 132
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/723/07723824.pdf
[firstpage_image] =>[orig_patent_app_number] => 11744621
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/744621 | Methodology for recovery of hot carrier induced degradation in bipolar devices | May 3, 2007 | Issued |
Array
(
[id] => 5129074
[patent_doc_number] => 20070205471
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-09-06
[patent_title] => 'Integrated circuit with multi-length output transistor segments'
[patent_app_type] => utility
[patent_app_number] => 11/799985
[patent_app_country] => US
[patent_app_date] => 2007-05-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3263
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0205/20070205471.pdf
[firstpage_image] =>[orig_patent_app_number] => 11799985
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/799985 | Integrated circuit with multi-length output transistor segments | May 2, 2007 | Issued |
Array
(
[id] => 4856519
[patent_doc_number] => 20080265369
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-10-30
[patent_title] => 'Semiconductor Capacitor Structure'
[patent_app_type] => utility
[patent_app_number] => 11/742421
[patent_app_country] => US
[patent_app_date] => 2007-04-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 2816
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0265/20080265369.pdf
[firstpage_image] =>[orig_patent_app_number] => 11742421
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/742421 | Stacked semiconductor capacitor structure | Apr 29, 2007 | Issued |
Array
(
[id] => 5113059
[patent_doc_number] => 20070196974
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-08-23
[patent_title] => 'Semiconductor device including bipolar junction transistor with protected emitter-base junction'
[patent_app_type] => utility
[patent_app_number] => 11/790837
[patent_app_country] => US
[patent_app_date] => 2007-04-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 19
[patent_no_of_words] => 8334
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0196/20070196974.pdf
[firstpage_image] =>[orig_patent_app_number] => 11790837
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/790837 | Semiconductor device including bipolar junction transistor with protected emitter-base junction | Apr 26, 2007 | Issued |
Array
(
[id] => 5222911
[patent_doc_number] => 20070252177
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-11-01
[patent_title] => 'SILICON INTEGRATED CIRCUIT OPERATING AT MICROWAVE FREQUENCIES AND FABRICATION PROCESS'
[patent_app_type] => utility
[patent_app_number] => 11/740881
[patent_app_country] => US
[patent_app_date] => 2007-04-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4113
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0252/20070252177.pdf
[firstpage_image] =>[orig_patent_app_number] => 11740881
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/740881 | SILICON INTEGRATED CIRCUIT OPERATING AT MICROWAVE FREQUENCIES AND FABRICATION PROCESS | Apr 25, 2007 | Abandoned |