Jason Y. Ko

Array ( [id] => 8713131 [patent_doc_number] => 08399271 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-03-19 [patent_title] => 'Display apparatus with storage electrodes having concavo-convex features' [patent_app_type] => utility [patent_app_number] => 13/181372 [patent_app_country] => US [patent_app_date] => 2011-07-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 7 [patent_no_of_words] => 4964 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 234 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13181372 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8621790 [patent_doc_number] => 08354705 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-01-15 [patent_title] => 'Non-volatile NAND memory semiconductor integrated circuit' [patent_app_type] => utility [patent_app_number] => 13/164950 [patent_app_country] => US [patent_app_date] => 2011-06-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 27 [patent_figures_cnt] => 45 [patent_no_of_words] => 14985 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 292 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13164950 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8555730 [patent_doc_number] => 08330204 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-12-11 [patent_title] => 'Non-volatile NAND memory semiconductor integrated circuit' [patent_app_type] => utility [patent_app_number] => 13/164946 [patent_app_country] => US [patent_app_date] => 2011-06-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 27 [patent_figures_cnt] => 45 [patent_no_of_words] => 15015 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 294 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13164946 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6042400 [patent_doc_number] => 20110204477 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-08-25 [patent_title] => 'Semiconductor integrated circuit device' [patent_app_type] => utility [patent_app_number] => 13/064599 [patent_app_country] => US [patent_app_date] => 2011-04-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 46 [patent_figures_cnt] => 46 [patent_no_of_words] => 17558 [patent_no_of_claims] => 34 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0204/20110204477.pdf [firstpage_image] =>[orig_patent_app_number] => 13064599 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8072021 [patent_doc_number] => 20110241013 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-10-06 [patent_title] => 'Thin film transistor, method of producing the same and flexible display device including the thin film transistor' [patent_app_type] => utility [patent_app_number] => 13/064535 [patent_app_country] => US [patent_app_date] => 2011-03-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 5017 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0241/20110241013.pdf [firstpage_image] =>[orig_patent_app_number] => 13064535 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8071779 [patent_doc_number] => 20110241133 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-10-06 [patent_title] => 'Semiconductor device and manufacturing method thereof' [patent_app_type] => utility [patent_app_number] => 13/064483 [patent_app_country] => US [patent_app_date] => 2011-03-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 4171 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0241/20110241133.pdf [firstpage_image] =>[orig_patent_app_number] => 13064483 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8356561 [patent_doc_number] => 20120211716 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2012-08-23 [patent_title] => 'Oxygen ion implanted conductive metal oxide re-writeable non-volatile memory device' [patent_app_type] => utility [patent_app_number] => 12/932384 [patent_app_country] => US [patent_app_date] => 2011-02-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 15 [patent_no_of_words] => 9137 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12932384 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6074908 [patent_doc_number] => 20110140066 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-06-16 [patent_title] => 'Phase Change Memory with Various Grain Sizes' [patent_app_type] => utility [patent_app_number] => 13/029436 [patent_app_country] => US [patent_app_date] => 2011-02-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 3721 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0140/20110140066.pdf [firstpage_image] =>[orig_patent_app_number] => 13029436 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6010463 [patent_doc_number] => 20110220860 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-09-15 [patent_title] => 'Bipolar memory cells, memory devices including the same and methods of manufacturing and operating the same' [patent_app_type] => utility [patent_app_number] => 12/929780 [patent_app_country] => US [patent_app_date] => 2011-02-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 9862 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0220/20110220860.pdf [firstpage_image] =>[orig_patent_app_number] => 12929780 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8591817 [patent_doc_number] => 08349693 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-01-08 [patent_title] => 'Method of manufacturing a semiconductor device having a super junction' [patent_app_type] => utility [patent_app_number] => 13/024347 [patent_app_country] => US [patent_app_date] => 2011-02-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 15 [patent_no_of_words] => 4899 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 331 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13024347 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6177646 [patent_doc_number] => 20110121379 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-05-26 [patent_title] => 'Three-Terminal Single Poly NMOS Non-Volatile Memory Cell With Shorter Program/Erase Times' [patent_app_type] => utility [patent_app_number] => 13/011774 [patent_app_country] => US [patent_app_date] => 2011-01-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 22 [patent_figures_cnt] => 22 [patent_no_of_words] => 14427 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0121/20110121379.pdf [firstpage_image] =>[orig_patent_app_number] => 13011774 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 10106826 [patent_doc_number] => 09142609 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2015-09-22 [patent_title] => 'MIM capacitor device' [patent_app_type] => utility [patent_app_number] => 12/929287 [patent_app_country] => US [patent_app_date] => 2011-01-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 11 [patent_no_of_words] => 6207 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 75 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12929287 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8846744 [patent_doc_number] => 08455930 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-06-04 [patent_title] => 'Strained semiconductor device with facets' [patent_app_type] => utility [patent_app_number] => 12/984877 [patent_app_country] => US [patent_app_date] => 2011-01-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 5448 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 179 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12984877 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8738175 [patent_doc_number] => 08409945 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-04-02 [patent_title] => 'Method of fabricating a charge trapping non-volatile memory cell' [patent_app_type] => utility [patent_app_number] => 12/985322 [patent_app_country] => US [patent_app_date] => 2011-01-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 8 [patent_no_of_words] => 2577 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 101 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12985322 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8807702 [patent_doc_number] => 08445355 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-05-21 [patent_title] => 'Metal-insulator-metal capacitors with high capacitance density' [patent_app_type] => utility [patent_app_number] => 12/969004 [patent_app_country] => US [patent_app_date] => 2010-12-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 15 [patent_no_of_words] => 5604 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 157 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12969004 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8592437 [patent_doc_number] => 08350313 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-01-08 [patent_title] => 'Nonvolatile memory transistor' [patent_app_type] => utility [patent_app_number] => 12/965330 [patent_app_country] => US [patent_app_date] => 2010-12-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 47 [patent_figures_cnt] => 112 [patent_no_of_words] => 27740 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 112 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12965330 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6032287 [patent_doc_number] => 20110081756 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-04-07 [patent_title] => 'Semiconductor device having vertical mosfet and method of manufacturing the same' [patent_app_type] => utility [patent_app_number] => 12/926678 [patent_app_country] => US [patent_app_date] => 2010-12-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 33 [patent_figures_cnt] => 33 [patent_no_of_words] => 9668 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0081/20110081756.pdf [firstpage_image] =>[orig_patent_app_number] => 12926678 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6119724 [patent_doc_number] => 20110076829 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-03-31 [patent_title] => 'Semiconductor Devices and Methods of Forming the Same' [patent_app_type] => utility [patent_app_number] => 12/959559 [patent_app_country] => US [patent_app_date] => 2010-12-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 17 [patent_no_of_words] => 16066 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0076/20110076829.pdf [firstpage_image] =>[orig_patent_app_number] => 12959559 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5972612 [patent_doc_number] => 20110068382 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-03-24 [patent_title] => 'TWO-DIMENSIONAL TIME DELAY INTEGRATION VISIBLE CMOS IMAGE SENSOR' [patent_app_type] => utility [patent_app_number] => 12/959327 [patent_app_country] => US [patent_app_date] => 2010-12-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 2937 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0068/20110068382.pdf [firstpage_image] =>[orig_patent_app_number] => 12959327 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6199711 [patent_doc_number] => 20110062497 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-03-17 [patent_title] => 'SEMICONDUCTOR DEVICE STRUCTURE WITH STRAIN LAYER AND METHOD OF FABRICATING THE SEMICONDUCTOR DEVICE STRUCTURE' [patent_app_type] => utility [patent_app_number] => 12/951808 [patent_app_country] => US [patent_app_date] => 2010-11-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3039 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0062/20110062497.pdf [firstpage_image] =>[orig_patent_app_number] => 12951808 [rel_patent_id] =>[rel_patent_doc_number] =>)