Javaid H Nasri

Array ( [id] => 11439980 [patent_doc_number] => 20170041001 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2017-02-09 [patent_title] => 'DIGITAL CLAMP FOR STATE RETENTION' [patent_app_type] => utility [patent_app_number] => 15/331280 [patent_app_country] => US [patent_app_date] => 2016-10-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 9238 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15331280 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 12263433 [patent_doc_number] => 20180082629 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2018-03-22 [patent_title] => 'VOLTAGE CONTROL CIRCUIT AND METHOD, GATE DRIVING CIRCUIT AND DISPLAY DEVICE' [patent_app_type] => utility [patent_app_number] => 15/526123 [patent_app_country] => US [patent_app_date] => 2016-10-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 7656 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15526123 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 11439983 [patent_doc_number] => 20170041004 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2017-02-09 [patent_title] => 'SEMICONDUCTOR DEVICE AND ELECTRONIC DEVICE' [patent_app_type] => utility [patent_app_number] => 15/299537 [patent_app_country] => US [patent_app_date] => 2016-10-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 31 [patent_figures_cnt] => 31 [patent_no_of_words] => 25207 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15299537 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 15110309 [patent_doc_number] => 10476490 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2019-11-12 [patent_title] => Selectable delay buffers and logic cells for dynamic voltage scaling in ultra low voltage designs [patent_app_type] => utility [patent_app_number] => 15/296603 [patent_app_country] => US [patent_app_date] => 2016-10-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 12 [patent_no_of_words] => 6044 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 116 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15296603 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 11593474 [patent_doc_number] => 20170117886 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2017-04-27 [patent_title] => 'CLOCK GENERATION CIRCUIT HAVING DESKEW FUNCTION AND SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE INCLUDING SAME' [patent_app_type] => utility [patent_app_number] => 15/290344 [patent_app_country] => US [patent_app_date] => 2016-10-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 7472 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15290344 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 13305915 [patent_doc_number] => 20180204494 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2018-07-19 [patent_title] => SHIFT REGISTER UNIT, GATE DRIVING CIRCUIT AND DRIVING METHOD THEREOF, AND DISPLAY APPARATUS [patent_app_type] => utility [patent_app_number] => 15/541639 [patent_app_country] => US [patent_app_date] => 2016-09-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 6155 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -19 [patent_words_short_claim] => 2 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15541639 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 13756229 [patent_doc_number] => 10171072 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2019-01-01 [patent_title] => Optimized CMOS analog switch [patent_app_type] => utility [patent_app_number] => 15/265341 [patent_app_country] => US [patent_app_date] => 2016-09-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 1723 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 44 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15265341 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 12573078 [patent_doc_number] => 10019949 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2018-07-10 [patent_title] => Shift register unit, gate driving circuit, display panel and display device [patent_app_type] => utility [patent_app_number] => 15/529532 [patent_app_country] => US [patent_app_date] => 2016-09-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 10871 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 683 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15529532 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 13272369 [patent_doc_number] => 10148275 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2018-12-04 [patent_title] => Low power digital-to-analog converter (DAC)-based frequency synthesizer [patent_app_type] => utility [patent_app_number] => 15/249454 [patent_app_country] => US [patent_app_date] => 2016-08-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 7 [patent_no_of_words] => 6511 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 295 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15249454 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 11476579 [patent_doc_number] => 20170063363 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2017-03-02 [patent_title] => 'COMPARATOR, ELECTRONIC CIRCUIT, AND METHOD OF CONTROLLING COMPARATOR' [patent_app_type] => utility [patent_app_number] => 15/231985 [patent_app_country] => US [patent_app_date] => 2016-08-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 8227 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15231985 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 13541665 [patent_doc_number] => 20180322379 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2018-11-08 [patent_title] => CARD-TYPE MEDIUM COUNTING MECHANISM, CARD-TYPE MEDIUM HOUSING DEVICE, AND CARD HOUSING DEVICE [patent_app_type] => utility [patent_app_number] => 15/750900 [patent_app_country] => US [patent_app_date] => 2016-08-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 15450 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -13 [patent_words_short_claim] => 111 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15750900 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 12479886 [patent_doc_number] => 09991890 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2018-06-05 [patent_title] => Driver circuit, display device including the driver circuit, and electronic appliance including the display device [patent_app_type] => utility [patent_app_number] => 15/221845 [patent_app_country] => US [patent_app_date] => 2016-07-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 20 [patent_no_of_words] => 10811 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 30 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15221845 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 11132911 [patent_doc_number] => 20160329886 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2016-11-10 [patent_title] => 'SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE' [patent_app_type] => utility [patent_app_number] => 15/214078 [patent_app_country] => US [patent_app_date] => 2016-07-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 5779 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15214078 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 11439967 [patent_doc_number] => 20170040988 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2017-02-09 [patent_title] => 'METHOD AND APPARATUS FOR PROVIDING AN ADJUSTABLE HIGH RESOLUTION DEAD TIME' [patent_app_type] => utility [patent_app_number] => 15/211496 [patent_app_country] => US [patent_app_date] => 2016-07-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 6482 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15211496 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 11118630 [patent_doc_number] => 20160315604 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2016-10-27 [patent_title] => 'VOLTAGE COMPARATOR' [patent_app_type] => utility [patent_app_number] => 15/203796 [patent_app_country] => US [patent_app_date] => 2016-07-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 3979 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15203796 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 12261776 [patent_doc_number] => 20180080973 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2018-03-22 [patent_title] => 'GATE DRIVING CIRCUIT AND METHOD FOR DETECTING SAME, ARRAY SUBSTRATE AND DISPLAY APPARATUS' [patent_app_type] => utility [patent_app_number] => 15/529559 [patent_app_country] => US [patent_app_date] => 2016-07-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 6271 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15529559 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 11891545 [patent_doc_number] => 09762117 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2017-09-12 [patent_title] => 'Control device for power conversion apparatus and power conversion apparatus' [patent_app_type] => utility [patent_app_number] => 15/199881 [patent_app_country] => US [patent_app_date] => 2016-06-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 7437 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 151 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15199881 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 15923611 [patent_doc_number] => 10659058 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2020-05-19 [patent_title] => Systems and methods involving lock loop circuits, distributed duty cycle correction loop circuitry [patent_app_type] => utility [patent_app_number] => 15/193699 [patent_app_country] => US [patent_app_date] => 2016-06-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 22 [patent_no_of_words] => 5888 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 224 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15193699 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 12188405 [patent_doc_number] => 20180047341 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2018-02-15 [patent_title] => 'SHIFT REGISTER UNIT, GATE DRIVE CIRCUIT AND DISPLAY PANEL' [patent_app_type] => utility [patent_app_number] => 15/531377 [patent_app_country] => US [patent_app_date] => 2016-06-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 7531 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15531377 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 11111548 [patent_doc_number] => 20160308518 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2016-10-20 [patent_title] => 'SIGNAL POTENTIAL CONVERTER' [patent_app_type] => utility [patent_app_number] => 15/191455 [patent_app_country] => US [patent_app_date] => 2016-06-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4043 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15191455 [rel_patent_id] =>[rel_patent_doc_number] =>)