Javaid H Nasri

Array ( [id] => 5956606 [patent_doc_number] => 20110181336 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-07-28 [patent_title] => 'Output Buffer Circuit and Method for Avoiding Voltage Overshoot' [patent_app_type] => utility [patent_app_number] => 12/750671 [patent_app_country] => US [patent_app_date] => 2010-03-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 3058 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0181/20110181336.pdf [firstpage_image] =>[orig_patent_app_number] => 12750671 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7796542 [patent_doc_number] => 08125250 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-02-28 [patent_title] => 'Frequency detection mechanism for a clock generation circuit' [patent_app_type] => utility [patent_app_number] => 12/732959 [patent_app_country] => US [patent_app_date] => 2010-03-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 5101 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 89 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/125/08125250.pdf [firstpage_image] =>[orig_patent_app_number] => 12732959 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7482324 [patent_doc_number] => 20110234272 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-09-29 [patent_title] => 'METHOD AND APPARATUS FOR CHARGE PUMP LINEARIZATION IN FRACTIONAL-N PLLS' [patent_app_type] => utility [patent_app_number] => 12/732024 [patent_app_country] => US [patent_app_date] => 2010-03-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4441 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0234/20110234272.pdf [firstpage_image] =>[orig_patent_app_number] => 12732024 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7796541 [patent_doc_number] => 08125249 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-02-28 [patent_title] => 'Frequency measuring circuit and semiconductor device having the same' [patent_app_type] => utility [patent_app_number] => 12/661668 [patent_app_country] => US [patent_app_date] => 2010-03-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 7600 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 139 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/125/08125249.pdf [firstpage_image] =>[orig_patent_app_number] => 12661668 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8178736 [patent_doc_number] => 08179173 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-05-15 [patent_title] => 'Digitally calibrated high speed clock distribution' [patent_app_type] => utility [patent_app_number] => 12/723285 [patent_app_country] => US [patent_app_date] => 2010-03-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 6 [patent_no_of_words] => 3866 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 155 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/179/08179173.pdf [firstpage_image] =>[orig_patent_app_number] => 12723285 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6512200 [patent_doc_number] => 20100219865 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-09-02 [patent_title] => 'FREQUENCY DETECTION APPARATUS AND METHOD' [patent_app_type] => utility [patent_app_number] => 12/712806 [patent_app_country] => US [patent_app_date] => 2010-02-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2841 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0219/20100219865.pdf [firstpage_image] =>[orig_patent_app_number] => 12712806 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7577856 [patent_doc_number] => 20110291738 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-12-01 [patent_title] => 'JFET Series Connection' [patent_app_type] => utility [patent_app_number] => 13/144085 [patent_app_country] => US [patent_app_date] => 2010-02-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3043 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0291/20110291738.pdf [firstpage_image] =>[orig_patent_app_number] => 13144085 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7698967 [patent_doc_number] => 20110227623 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-09-22 [patent_title] => 'DUTY CYCLE CORRECTING CIRCUIT AND DUTY CYCLE CORRECTING METHOD' [patent_app_type] => utility [patent_app_number] => 12/687985 [patent_app_country] => US [patent_app_date] => 2010-01-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 7299 [patent_no_of_claims] => 38 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0227/20110227623.pdf [firstpage_image] =>[orig_patent_app_number] => 12687985 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8544239 [patent_doc_number] => 08319534 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-11-27 [patent_title] => 'Phase-locked loop' [patent_app_type] => utility [patent_app_number] => 13/147615 [patent_app_country] => US [patent_app_date] => 2010-01-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 5444 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 128 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13147615 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4458113 [patent_doc_number] => 07893735 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-02-22 [patent_title] => 'Reset circuit and system having reset circuit' [patent_app_type] => utility [patent_app_number] => 12/646880 [patent_app_country] => US [patent_app_date] => 2009-12-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 32 [patent_figures_cnt] => 32 [patent_no_of_words] => 15500 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 99 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/893/07893735.pdf [firstpage_image] =>[orig_patent_app_number] => 12646880 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8283591 [patent_doc_number] => 08217691 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-07-10 [patent_title] => 'Low power clocking scheme for a pipelined ADC' [patent_app_type] => utility [patent_app_number] => 12/645165 [patent_app_country] => US [patent_app_date] => 2009-12-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 2699 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 139 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12645165 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5964549 [patent_doc_number] => 20110148480 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-06-23 [patent_title] => 'Divider with Enhanced Duty Cycle for Precision Oscillator Clocking Sources' [patent_app_type] => utility [patent_app_number] => 12/640189 [patent_app_country] => US [patent_app_date] => 2009-12-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 3649 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0148/20110148480.pdf [firstpage_image] =>[orig_patent_app_number] => 12640189 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6209146 [patent_doc_number] => 20110133793 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-06-09 [patent_title] => 'CLOCK DIVIDER WITH SEAMLESS CLOCK FREQUENCY CHANGE' [patent_app_type] => utility [patent_app_number] => 12/630610 [patent_app_country] => US [patent_app_date] => 2009-12-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 4646 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0133/20110133793.pdf [firstpage_image] =>[orig_patent_app_number] => 12630610 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6021968 [patent_doc_number] => 20110050294 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-03-03 [patent_title] => 'SEMICONDUCTOR DEVICE AND METHOD FOR OPERATING THE SAME' [patent_app_type] => utility [patent_app_number] => 12/630443 [patent_app_country] => US [patent_app_date] => 2009-12-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 10482 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0050/20110050294.pdf [firstpage_image] =>[orig_patent_app_number] => 12630443 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6209183 [patent_doc_number] => 20110133809 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-06-09 [patent_title] => 'Semiconductor device and method for cancelling offset voltage of sense amplifier' [patent_app_type] => utility [patent_app_number] => 12/591884 [patent_app_country] => US [patent_app_date] => 2009-12-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 15 [patent_no_of_words] => 8143 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0133/20110133809.pdf [firstpage_image] =>[orig_patent_app_number] => 12591884 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6021969 [patent_doc_number] => 20110050295 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-03-03 [patent_title] => 'SEMICONDUCTOR DEVICE' [patent_app_type] => utility [patent_app_number] => 12/630518 [patent_app_country] => US [patent_app_date] => 2009-12-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 5539 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0050/20110050295.pdf [firstpage_image] =>[orig_patent_app_number] => 12630518 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4614750 [patent_doc_number] => 07990194 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-08-02 [patent_title] => 'Apparatus and method for correcting duty cycle of clock signal' [patent_app_type] => utility [patent_app_number] => 12/630400 [patent_app_country] => US [patent_app_date] => 2009-12-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 3114 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 103 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/990/07990194.pdf [firstpage_image] =>[orig_patent_app_number] => 12630400 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8458825 [patent_doc_number] => 08294497 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-10-23 [patent_title] => 'Low-offset charge pump, duty cycle stabilizer, and delay locked loop' [patent_app_type] => utility [patent_app_number] => 12/629634 [patent_app_country] => US [patent_app_date] => 2009-12-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 16 [patent_no_of_words] => 6159 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 188 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12629634 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4625017 [patent_doc_number] => 08004319 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-08-23 [patent_title] => 'Programmable clock divider' [patent_app_type] => utility [patent_app_number] => 12/627276 [patent_app_country] => US [patent_app_date] => 2009-11-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 15 [patent_no_of_words] => 7294 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 169 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/004/08004319.pdf [firstpage_image] =>[orig_patent_app_number] => 12627276 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6225888 [patent_doc_number] => 20100182063 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-07-22 [patent_title] => 'FLIP-FLOP CIRCUIT WITH INTERNAL LEVEL SHIFTER' [patent_app_type] => utility [patent_app_number] => 12/624360 [patent_app_country] => US [patent_app_date] => 2009-11-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3433 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0182/20100182063.pdf [firstpage_image] =>[orig_patent_app_number] => 12624360 [rel_patent_id] =>[rel_patent_doc_number] =>)