
Jay C. Chang
Examiner (ID: 164, Phone: (571)272-6132 , Office: P/2895 )
| Most Active Art Unit | 2895 |
| Art Unit(s) | 2895, 2817 |
| Total Applications | 685 |
| Issued Applications | 519 |
| Pending Applications | 88 |
| Abandoned Applications | 100 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 8499732
[patent_doc_number] => 20120299141
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-11-29
[patent_title] => 'AVALANCHE PHOTODIODE AND AVALANCHE PHOTODIODE ARRAY'
[patent_app_type] => utility
[patent_app_number] => 13/326436
[patent_app_country] => US
[patent_app_date] => 2011-12-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 4573
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13326436
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/326436 | AVALANCHE PHOTODIODE AND AVALANCHE PHOTODIODE ARRAY | Dec 14, 2011 | Abandoned |
Array
(
[id] => 11524464
[patent_doc_number] => 09607876
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-03-28
[patent_title] => 'Semiconductor devices with back surface isolation'
[patent_app_type] => utility
[patent_app_number] => 13/325735
[patent_app_country] => US
[patent_app_date] => 2011-12-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 43
[patent_figures_cnt] => 43
[patent_no_of_words] => 12177
[patent_no_of_claims] => 31
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 183
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13325735
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/325735 | Semiconductor devices with back surface isolation | Dec 13, 2011 | Issued |
Array
(
[id] => 8825929
[patent_doc_number] => 20130126974
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-05-23
[patent_title] => 'ELECTROSTATIC DISCHARGE PROTECTION CIRCUIT'
[patent_app_type] => utility
[patent_app_number] => 13/299415
[patent_app_country] => US
[patent_app_date] => 2011-11-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 1872
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13299415
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/299415 | ELECTROSTATIC DISCHARGE PROTECTION CIRCUIT | Nov 17, 2011 | Abandoned |
Array
(
[id] => 8825923
[patent_doc_number] => 20130126968
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-05-23
[patent_title] => 'HIGH VOLTAGE SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 13/299446
[patent_app_country] => US
[patent_app_date] => 2011-11-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 2599
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13299446
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/299446 | High voltage semiconductor device | Nov 17, 2011 | Issued |
Array
(
[id] => 8205097
[patent_doc_number] => 20120126304
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-05-24
[patent_title] => 'FLOATING GATE TYPE SEMICONDUCTOR MEMORY DEVICE AND METHOD OF MANUFACTURING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 13/298498
[patent_app_country] => US
[patent_app_date] => 2011-11-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 6632
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0126/20120126304.pdf
[firstpage_image] =>[orig_patent_app_number] => 13298498
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/298498 | FLOATING GATE TYPE SEMICONDUCTOR MEMORY DEVICE AND METHOD OF MANUFACTURING THE SAME | Nov 16, 2011 | Abandoned |
Array
(
[id] => 9020974
[patent_doc_number] => 08530960
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-09-10
[patent_title] => 'Semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 13/298508
[patent_app_country] => US
[patent_app_date] => 2011-11-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 58
[patent_figures_cnt] => 58
[patent_no_of_words] => 8855
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 436
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13298508
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/298508 | Semiconductor device | Nov 16, 2011 | Issued |
Array
(
[id] => 8802829
[patent_doc_number] => 08441104
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2013-05-14
[patent_title] => 'Electrical overstress protection using through-silicon-via (TSV)'
[patent_app_type] => utility
[patent_app_number] => 13/297571
[patent_app_country] => US
[patent_app_date] => 2011-11-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 11
[patent_no_of_words] => 4727
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 72
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13297571
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/297571 | Electrical overstress protection using through-silicon-via (TSV) | Nov 15, 2011 | Issued |
Array
(
[id] => 8192883
[patent_doc_number] => 20120119287
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-05-17
[patent_title] => '3D SEMICONDUCTOR DEVICES AND METHODS OF FABRICATING SAME'
[patent_app_type] => utility
[patent_app_number] => 13/297493
[patent_app_country] => US
[patent_app_date] => 2011-11-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 56
[patent_figures_cnt] => 56
[patent_no_of_words] => 14460
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0119/20120119287.pdf
[firstpage_image] =>[orig_patent_app_number] => 13297493
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/297493 | 3D semiconductor devices and methods of fabricating same | Nov 15, 2011 | Issued |
Array
(
[id] => 8193089
[patent_doc_number] => 20120119391
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-05-17
[patent_title] => 'SEMICONDUCTOR PACKAGE AND MANUFACTURING METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 13/295158
[patent_app_country] => US
[patent_app_date] => 2011-11-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 22
[patent_no_of_words] => 11676
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0119/20120119391.pdf
[firstpage_image] =>[orig_patent_app_number] => 13295158
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/295158 | SEMICONDUCTOR PACKAGE AND MANUFACTURING METHOD THEREOF | Nov 13, 2011 | Abandoned |
Array
(
[id] => 8981984
[patent_doc_number] => 08513098
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-08-20
[patent_title] => 'Semiconductor device and method of forming reconstituted wafer with larger carrier to achieve more eWLB packages per wafer with encapsulant deposited under temperature and pressure'
[patent_app_type] => utility
[patent_app_number] => 13/295843
[patent_app_country] => US
[patent_app_date] => 2011-11-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 23
[patent_no_of_words] => 6507
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13295843
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/295843 | Semiconductor device and method of forming reconstituted wafer with larger carrier to achieve more eWLB packages per wafer with encapsulant deposited under temperature and pressure | Nov 13, 2011 | Issued |
Array
(
[id] => 8818487
[patent_doc_number] => 20130119532
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-05-16
[patent_title] => 'Bumps for Chip Scale Packaging'
[patent_app_type] => utility
[patent_app_number] => 13/294859
[patent_app_country] => US
[patent_app_date] => 2011-11-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2945
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13294859
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/294859 | Bumps for Chip Scale Packaging | Nov 10, 2011 | Abandoned |
Array
(
[id] => 8604008
[patent_doc_number] => 20130009320
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-01-10
[patent_title] => 'Semiconductor package and method of manufacturing the same'
[patent_app_type] => utility
[patent_app_number] => 13/200335
[patent_app_country] => US
[patent_app_date] => 2011-09-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5866
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13200335
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/200335 | Semiconductor package and method of manufacturing the same | Sep 22, 2011 | Abandoned |
Array
(
[id] => 8154583
[patent_doc_number] => 20120097967
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-04-26
[patent_title] => 'Organic light-emitting display device and method of manufacturing the same'
[patent_app_type] => utility
[patent_app_number] => 13/200373
[patent_app_country] => US
[patent_app_date] => 2011-09-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5571
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0097/20120097967.pdf
[firstpage_image] =>[orig_patent_app_number] => 13200373
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/200373 | Organic light-emitting display device including an insulating layer having different thicknesses | Sep 22, 2011 | Issued |
Array
(
[id] => 9255156
[patent_doc_number] => 08618575
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-12-31
[patent_title] => 'Light emitting and lasing semiconductor methods and devices'
[patent_app_type] => utility
[patent_app_number] => 13/200168
[patent_app_country] => US
[patent_app_date] => 2011-09-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 9
[patent_no_of_words] => 5540
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 127
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13200168
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/200168 | Light emitting and lasing semiconductor methods and devices | Sep 19, 2011 | Issued |
Array
(
[id] => 8474524
[patent_doc_number] => 20120273931
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-11-01
[patent_title] => 'Integrated circuit chip package and manufacturing method thereof'
[patent_app_type] => utility
[patent_app_number] => 13/200161
[patent_app_country] => US
[patent_app_date] => 2011-09-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 1804
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13200161
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/200161 | Integrated circuit chip package and manufacturing method thereof | Sep 19, 2011 | Abandoned |
Array
(
[id] => 9649224
[patent_doc_number] => 08803242
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-08-12
[patent_title] => 'High mobility enhancement mode FET'
[patent_app_type] => utility
[patent_app_number] => 13/200083
[patent_app_country] => US
[patent_app_date] => 2011-09-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 6235
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 169
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13200083
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/200083 | High mobility enhancement mode FET | Sep 18, 2011 | Issued |
Array
(
[id] => 7815128
[patent_doc_number] => 20120061748
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-03-15
[patent_title] => 'Semiconductor device and method of manufacturing the same'
[patent_app_type] => utility
[patent_app_number] => 13/199951
[patent_app_country] => US
[patent_app_date] => 2011-09-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2937
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0061/20120061748.pdf
[firstpage_image] =>[orig_patent_app_number] => 13199951
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/199951 | Semiconductor device and method of manufacturing the same | Sep 12, 2011 | Issued |
Array
(
[id] => 8850875
[patent_doc_number] => 20130140550
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-06-06
[patent_title] => 'ORGANIC LIGHT-EMITTING ELEMENT AND PRODUCTION METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 13/816468
[patent_app_country] => US
[patent_app_date] => 2011-08-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 6407
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13816468
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/816468 | Organic light-emitting element including a conductive pattern which passes through an organic material layer to connect to an external terminal of a second electrode | Aug 11, 2011 | Issued |
Array
(
[id] => 8656992
[patent_doc_number] => 20130037821
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-02-14
[patent_title] => 'Semiconductor Device and Manufacturing Method thereof'
[patent_app_type] => utility
[patent_app_number] => 13/320581
[patent_app_country] => US
[patent_app_date] => 2011-08-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3686
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13320581
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/320581 | Semiconductor Device and Manufacturing Method thereof | Aug 8, 2011 | Abandoned |
Array
(
[id] => 8522827
[patent_doc_number] => 20120322235
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-12-20
[patent_title] => 'WAFER DICING USING HYBRID GALVANIC LASER SCRIBING PROCESS WITH PLASMA ETCH'
[patent_app_type] => utility
[patent_app_number] => 13/161006
[patent_app_country] => US
[patent_app_date] => 2011-06-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 9045
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13161006
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/161006 | WAFER DICING USING HYBRID GALVANIC LASER SCRIBING PROCESS WITH PLASMA ETCH | Jun 14, 2011 | Abandoned |