
Jay C. Chang
Examiner (ID: 1974, Phone: (571)272-6132 , Office: P/2895 )
| Most Active Art Unit | 2895 |
| Art Unit(s) | 2817, 2895 |
| Total Applications | 718 |
| Issued Applications | 535 |
| Pending Applications | 93 |
| Abandoned Applications | 101 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 8310547
[patent_doc_number] => 20120187569
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-07-26
[patent_title] => 'SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING SAME'
[patent_app_type] => utility
[patent_app_number] => 13/336247
[patent_app_country] => US
[patent_app_date] => 2011-12-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 5039
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13336247
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/336247 | SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING SAME | Dec 22, 2011 | Abandoned |
Array
(
[id] => 8261829
[patent_doc_number] => 20120161260
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-06-28
[patent_title] => 'Method for packaging a sensor chip, and a component produced using such a method'
[patent_app_type] => utility
[patent_app_number] => 13/334398
[patent_app_country] => US
[patent_app_date] => 2011-12-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 1422
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13334398
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/334398 | Method for packaging a sensor chip, and a component produced using such a method | Dec 21, 2011 | Abandoned |
Array
(
[id] => 8299078
[patent_doc_number] => 20120181639
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-07-19
[patent_title] => 'COMPONENT AND METHOD FOR THE MANUFACTURE THEREOF'
[patent_app_type] => utility
[patent_app_number] => 13/334408
[patent_app_country] => US
[patent_app_date] => 2011-12-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4078
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13334408
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/334408 | COMPONENT AND METHOD FOR THE MANUFACTURE THEREOF | Dec 21, 2011 | Abandoned |
Array
(
[id] => 9286060
[patent_doc_number] => 08642388
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-02-04
[patent_title] => 'Method for manufacturing light emitting diodes including forming circuit structures with a connecting section'
[patent_app_type] => utility
[patent_app_number] => 13/332380
[patent_app_country] => US
[patent_app_date] => 2011-12-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 1652
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 220
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13332380
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/332380 | Method for manufacturing light emitting diodes including forming circuit structures with a connecting section | Dec 20, 2011 | Issued |
Array
(
[id] => 9778654
[patent_doc_number] => 08853862
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-10-07
[patent_title] => 'Contact structures for semiconductor transistors'
[patent_app_type] => utility
[patent_app_number] => 13/330817
[patent_app_country] => US
[patent_app_date] => 2011-12-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 4854
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 221
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13330817
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/330817 | Contact structures for semiconductor transistors | Dec 19, 2011 | Issued |
Array
(
[id] => 8274984
[patent_doc_number] => 20120168859
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-07-05
[patent_title] => 'VERTICAL TRANSISTOR MANUFACTURING METHOD AND VERTICAL TRANSISTOR'
[patent_app_type] => utility
[patent_app_number] => 13/330920
[patent_app_country] => US
[patent_app_date] => 2011-12-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3558
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13330920
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/330920 | VERTICAL TRANSISTOR MANUFACTURING METHOD AND VERTICAL TRANSISTOR | Dec 19, 2011 | Abandoned |
Array
(
[id] => 8880940
[patent_doc_number] => 20130154123
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-06-20
[patent_title] => 'Semiconductor Device and Fabrication Method'
[patent_app_type] => utility
[patent_app_number] => 13/330703
[patent_app_country] => US
[patent_app_date] => 2011-12-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 26869
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13330703
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/330703 | Semiconductor Device and Fabrication Method | Dec 19, 2011 | Abandoned |
Array
(
[id] => 8261905
[patent_doc_number] => 20120161326
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-06-28
[patent_title] => 'COMPOSITION FOR FILLING THROUGH SILICON VIA (TSV), TSV FILLING METHOD AND SUBSTRATE INCLUDING TSV PLUG FORMED OF THE COMPOSITION'
[patent_app_type] => utility
[patent_app_number] => 13/330719
[patent_app_country] => US
[patent_app_date] => 2011-12-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4562
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13330719
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/330719 | COMPOSITION FOR FILLING THROUGH SILICON VIA (TSV), TSV FILLING METHOD AND SUBSTRATE INCLUDING TSV PLUG FORMED OF THE COMPOSITION | Dec 19, 2011 | Abandoned |
Array
(
[id] => 8249113
[patent_doc_number] => 20120153436
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-06-21
[patent_title] => 'SEMICONDUCTOR DEVICE AND DATA PROCESSING SYSTEM USING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 13/329650
[patent_app_country] => US
[patent_app_date] => 2011-12-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 9153
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0153/20120153436.pdf
[firstpage_image] =>[orig_patent_app_number] => 13329650
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/329650 | Semiconductor device and data processing system using the same | Dec 18, 2011 | Issued |
Array
(
[id] => 8880818
[patent_doc_number] => 20130154003
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-06-20
[patent_title] => 'ASYMMETRIC ANTI-HALO FIELD EFFECT TRANSISTOR'
[patent_app_type] => utility
[patent_app_number] => 13/329440
[patent_app_country] => US
[patent_app_date] => 2011-12-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4868
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13329440
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/329440 | ASYMMETRIC ANTI-HALO FIELD EFFECT TRANSISTOR | Dec 18, 2011 | Abandoned |
Array
(
[id] => 11791711
[patent_doc_number] => 09401355
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-07-26
[patent_title] => 'Semiconductor device including a diode arranged in a trench'
[patent_app_type] => utility
[patent_app_number] => 13/328371
[patent_app_country] => US
[patent_app_date] => 2011-12-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 16
[patent_no_of_words] => 7144
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 172
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13328371
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/328371 | Semiconductor device including a diode arranged in a trench | Dec 15, 2011 | Issued |
Array
(
[id] => 8880734
[patent_doc_number] => 20130153918
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-06-20
[patent_title] => 'REO-Si TEMPLATE WITH INTEGRATED REO LAYERS FOR LIGHT EMISSION'
[patent_app_type] => utility
[patent_app_number] => 13/328194
[patent_app_country] => US
[patent_app_date] => 2011-12-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4046
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13328194
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/328194 | REO-Si TEMPLATE WITH INTEGRATED REO LAYERS FOR LIGHT EMISSION | Dec 15, 2011 | Abandoned |
Array
(
[id] => 8499732
[patent_doc_number] => 20120299141
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-11-29
[patent_title] => 'AVALANCHE PHOTODIODE AND AVALANCHE PHOTODIODE ARRAY'
[patent_app_type] => utility
[patent_app_number] => 13/326436
[patent_app_country] => US
[patent_app_date] => 2011-12-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 4573
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13326436
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/326436 | AVALANCHE PHOTODIODE AND AVALANCHE PHOTODIODE ARRAY | Dec 14, 2011 | Abandoned |
Array
(
[id] => 9649229
[patent_doc_number] => 08803247
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-08-12
[patent_title] => 'Fin-type field effect transistor'
[patent_app_type] => utility
[patent_app_number] => 13/326429
[patent_app_country] => US
[patent_app_date] => 2011-12-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3743
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 251
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13326429
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/326429 | Fin-type field effect transistor | Dec 14, 2011 | Issued |
Array
(
[id] => 11524464
[patent_doc_number] => 09607876
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-03-28
[patent_title] => 'Semiconductor devices with back surface isolation'
[patent_app_type] => utility
[patent_app_number] => 13/325735
[patent_app_country] => US
[patent_app_date] => 2011-12-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 43
[patent_figures_cnt] => 43
[patent_no_of_words] => 12177
[patent_no_of_claims] => 31
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 183
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13325735
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/325735 | Semiconductor devices with back surface isolation | Dec 13, 2011 | Issued |
Array
(
[id] => 8825923
[patent_doc_number] => 20130126968
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-05-23
[patent_title] => 'HIGH VOLTAGE SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 13/299446
[patent_app_country] => US
[patent_app_date] => 2011-11-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 2599
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13299446
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/299446 | High voltage semiconductor device | Nov 17, 2011 | Issued |
Array
(
[id] => 8825929
[patent_doc_number] => 20130126974
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-05-23
[patent_title] => 'ELECTROSTATIC DISCHARGE PROTECTION CIRCUIT'
[patent_app_type] => utility
[patent_app_number] => 13/299415
[patent_app_country] => US
[patent_app_date] => 2011-11-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 1872
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13299415
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/299415 | ELECTROSTATIC DISCHARGE PROTECTION CIRCUIT | Nov 17, 2011 | Abandoned |
Array
(
[id] => 8205097
[patent_doc_number] => 20120126304
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-05-24
[patent_title] => 'FLOATING GATE TYPE SEMICONDUCTOR MEMORY DEVICE AND METHOD OF MANUFACTURING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 13/298498
[patent_app_country] => US
[patent_app_date] => 2011-11-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 6632
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0126/20120126304.pdf
[firstpage_image] =>[orig_patent_app_number] => 13298498
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/298498 | FLOATING GATE TYPE SEMICONDUCTOR MEMORY DEVICE AND METHOD OF MANUFACTURING THE SAME | Nov 16, 2011 | Abandoned |
Array
(
[id] => 9020974
[patent_doc_number] => 08530960
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-09-10
[patent_title] => 'Semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 13/298508
[patent_app_country] => US
[patent_app_date] => 2011-11-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 58
[patent_figures_cnt] => 58
[patent_no_of_words] => 8855
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 436
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13298508
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/298508 | Semiconductor device | Nov 16, 2011 | Issued |
Array
(
[id] => 8802829
[patent_doc_number] => 08441104
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2013-05-14
[patent_title] => 'Electrical overstress protection using through-silicon-via (TSV)'
[patent_app_type] => utility
[patent_app_number] => 13/297571
[patent_app_country] => US
[patent_app_date] => 2011-11-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 11
[patent_no_of_words] => 4727
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 72
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13297571
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/297571 | Electrical overstress protection using through-silicon-via (TSV) | Nov 15, 2011 | Issued |