Jay Huang

Array ( [id] => 4011710 [patent_doc_number] => 05986913 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-11-16 [patent_title] => 'Storage circuitry using sense amplifier shared between memories of differing number of rows' [patent_app_type] => 1 [patent_app_number] => 8/227705 [patent_app_country] => US [patent_app_date] => 1994-04-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 12 [patent_no_of_words] => 7005 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 388 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/986/05986913.pdf [firstpage_image] =>[orig_patent_app_number] => 227705 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3574364 [patent_doc_number] => 05483491 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-01-09 [patent_title] => 'Memory card device' [patent_app_type] => 1 [patent_app_number] => 8/211635 [patent_app_country] => US [patent_app_date] => 1994-04-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 8 [patent_no_of_words] => 4990 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 168 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/483/05483491.pdf [firstpage_image] =>[orig_patent_app_number] => 211635 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3564999 [patent_doc_number] => 05500823 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-03-19 [patent_title] => 'Memory defect detection arrangement' [patent_app_type] => 1 [patent_app_number] => 8/221074 [patent_app_country] => US [patent_app_date] => 1994-03-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 1 [patent_no_of_words] => 1273 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 172 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/500/05500823.pdf [firstpage_image] =>[orig_patent_app_number] => 221074 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3106713 [patent_doc_number] => 05369754 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-11-29 [patent_title] => 'Block specific status information in a memory device' [patent_app_type] => 1 [patent_app_number] => 8/220811 [patent_app_country] => US [patent_app_date] => 1994-03-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 13 [patent_no_of_words] => 9234 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 152 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/369/05369754.pdf [firstpage_image] =>[orig_patent_app_number] => 220811 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3421529 [patent_doc_number] => 05412609 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-05-02 [patent_title] => 'Nonvolatile semiconductor memory device' [patent_app_type] => 1 [patent_app_number] => 8/215483 [patent_app_country] => US [patent_app_date] => 1994-03-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 14 [patent_no_of_words] => 6647 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 169 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/412/05412609.pdf [firstpage_image] =>[orig_patent_app_number] => 215483 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3124934 [patent_doc_number] => 05396466 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-03-07 [patent_title] => 'Method of testing bit lines of a memory unit' [patent_app_type] => 1 [patent_app_number] => 8/214449 [patent_app_country] => US [patent_app_date] => 1994-03-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 7064 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 217 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/396/05396466.pdf [firstpage_image] =>[orig_patent_app_number] => 214449 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3504695 [patent_doc_number] => 05508956 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-04-16 [patent_title] => 'Nonvolatile flash-EEPROM memory array with source control transistors' [patent_app_type] => 1 [patent_app_number] => 8/214049 [patent_app_country] => US [patent_app_date] => 1994-03-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 12 [patent_no_of_words] => 6354 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 310 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/508/05508956.pdf [firstpage_image] =>[orig_patent_app_number] => 214049 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3960039 [patent_doc_number] => 05991186 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-11-23 [patent_title] => 'Four-bit block write for a wide input/output random access memory in a data processing system' [patent_app_type] => 1 [patent_app_number] => 8/212465 [patent_app_country] => US [patent_app_date] => 1994-03-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 12 [patent_no_of_words] => 5361 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 126 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/991/05991186.pdf [firstpage_image] =>[orig_patent_app_number] => 212465 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3433078 [patent_doc_number] => 05422856 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-06-06 [patent_title] => 'Non-volatile memory programming at arbitrary timing based on current requirements' [patent_app_type] => 1 [patent_app_number] => 8/203303 [patent_app_country] => US [patent_app_date] => 1994-03-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 8152 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 163 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/422/05422856.pdf [firstpage_image] =>[orig_patent_app_number] => 203303 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3485481 [patent_doc_number] => 05432733 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-07-11 [patent_title] => 'Semiconductor memory device' [patent_app_type] => 1 [patent_app_number] => 8/201089 [patent_app_country] => US [patent_app_date] => 1994-02-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 21 [patent_figures_cnt] => 29 [patent_no_of_words] => 9084 [patent_no_of_claims] => 43 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 35 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/432/05432733.pdf [firstpage_image] =>[orig_patent_app_number] => 201089 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3495102 [patent_doc_number] => 05426604 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-06-20 [patent_title] => 'MOS semiconductor device with memory cells each having storage capacitor and transfer transistor' [patent_app_type] => 1 [patent_app_number] => 8/197409 [patent_app_country] => US [patent_app_date] => 1994-02-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 30 [patent_figures_cnt] => 47 [patent_no_of_words] => 12254 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 127 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/426/05426604.pdf [firstpage_image] =>[orig_patent_app_number] => 197409 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3466699 [patent_doc_number] => 05402380 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-03-28 [patent_title] => 'Nonvolatile semiconductor memory device having a status register and test method for the same' [patent_app_type] => 1 [patent_app_number] => 8/192821 [patent_app_country] => US [patent_app_date] => 1994-02-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 24 [patent_figures_cnt] => 30 [patent_no_of_words] => 9567 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 250 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/402/05402380.pdf [firstpage_image] =>[orig_patent_app_number] => 192821 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3049715 [patent_doc_number] => 05377155 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-12-27 [patent_title] => 'Serial access semiconductor memory having a reduced number of data registers' [patent_app_type] => 1 [patent_app_number] => 8/191922 [patent_app_country] => US [patent_app_date] => 1994-02-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 5640 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 191 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/377/05377155.pdf [firstpage_image] =>[orig_patent_app_number] => 191922 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3422050 [patent_doc_number] => 05444652 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-08-22 [patent_title] => 'Semiconductor memory device having a memory cell unit including a plurality of transistors connected in series' [patent_app_type] => 1 [patent_app_number] => 8/191301 [patent_app_country] => US [patent_app_date] => 1994-02-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 21 [patent_figures_cnt] => 29 [patent_no_of_words] => 9083 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 295 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/444/05444652.pdf [firstpage_image] =>[orig_patent_app_number] => 191301 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3463194 [patent_doc_number] => 05379265 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-01-03 [patent_title] => 'Semiconductor memory device having variable precharging period' [patent_app_type] => 1 [patent_app_number] => 8/190380 [patent_app_country] => US [patent_app_date] => 1994-02-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 5523 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 139 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/379/05379265.pdf [firstpage_image] =>[orig_patent_app_number] => 190380 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3049765 [patent_doc_number] => 05377158 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-12-27 [patent_title] => 'Memory circuit having a plurality of input signals' [patent_app_type] => 1 [patent_app_number] => 8/190454 [patent_app_country] => US [patent_app_date] => 1994-02-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 4412 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 465 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/377/05377158.pdf [firstpage_image] =>[orig_patent_app_number] => 190454 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3499927 [patent_doc_number] => 05440524 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-08-08 [patent_title] => 'Method and apparatus for simuilataneous long writes of multiple cells of a row in a static ram' [patent_app_type] => 1 [patent_app_number] => 8/190806 [patent_app_country] => US [patent_app_date] => 1994-02-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 4513 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 395 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/440/05440524.pdf [firstpage_image] =>[orig_patent_app_number] => 190806 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3419008 [patent_doc_number] => 05461586 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-10-24 [patent_title] => 'Self-timed redundancy circuit' [patent_app_type] => 1 [patent_app_number] => 8/189224 [patent_app_country] => US [patent_app_date] => 1994-01-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 9 [patent_no_of_words] => 2596 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 104 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/461/05461586.pdf [firstpage_image] =>[orig_patent_app_number] => 189224 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3451550 [patent_doc_number] => 05430682 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-07-04 [patent_title] => 'Semiconductor integrated circuit device having internal step-down power voltage generator with auxiliary current path for keeping step-down power voltage constant' [patent_app_type] => 1 [patent_app_number] => 8/184931 [patent_app_country] => US [patent_app_date] => 1994-01-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 7 [patent_no_of_words] => 3632 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 231 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/430/05430682.pdf [firstpage_image] =>[orig_patent_app_number] => 184931 [rel_patent_id] =>[rel_patent_doc_number] =>)