Jay Ryan

Array ( [id] => 4142192 [patent_doc_number] => 06147695 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-11-14 [patent_title] => 'System and method for combining multiple video streams' [patent_app_type] => 1 [patent_app_number] => 9/140396 [patent_app_country] => US [patent_app_date] => 1998-08-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 10432 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 167 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/147/06147695.pdf [firstpage_image] =>[orig_patent_app_number] => 140396 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4328696 [patent_doc_number] => 06249294 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-06-19 [patent_title] => '3D graphics in a single logical sreen display using multiple computer systems' [patent_app_type] => 1 [patent_app_number] => 9/138456 [patent_app_country] => US [patent_app_date] => 1998-08-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 27 [patent_no_of_words] => 13275 [patent_no_of_claims] => 31 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 176 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/249/06249294.pdf [firstpage_image] =>[orig_patent_app_number] => 138456 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4099265 [patent_doc_number] => 06133918 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-10-17 [patent_title] => 'Computer system with graphical user interface including drawer-like windows' [patent_app_type] => 1 [patent_app_number] => 9/135987 [patent_app_country] => US [patent_app_date] => 1998-08-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 35 [patent_no_of_words] => 8848 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 185 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/133/06133918.pdf [firstpage_image] =>[orig_patent_app_number] => 135987 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4302312 [patent_doc_number] => 06236413 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-05-22 [patent_title] => 'Method and system for a RISC graphics pipeline optimized for high clock speeds by using recirculation' [patent_app_type] => 1 [patent_app_number] => 9/134169 [patent_app_country] => US [patent_app_date] => 1998-08-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 17 [patent_no_of_words] => 7233 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 167 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/236/06236413.pdf [firstpage_image] =>[orig_patent_app_number] => 134169 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4369733 [patent_doc_number] => 06191800 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-02-20 [patent_title] => 'Dynamic balancing of graphics workloads using a tiling strategy' [patent_app_type] => 1 [patent_app_number] => 9/132856 [patent_app_country] => US [patent_app_date] => 1998-08-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3686 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 164 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/191/06191800.pdf [firstpage_image] =>[orig_patent_app_number] => 132856 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4324517 [patent_doc_number] => 06243107 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-06-05 [patent_title] => 'Optimization of a graphics processor system when rendering images' [patent_app_type] => 1 [patent_app_number] => 9/131562 [patent_app_country] => US [patent_app_date] => 1998-08-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 2631 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 73 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/243/06243107.pdf [firstpage_image] =>[orig_patent_app_number] => 131562 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1537942 [patent_doc_number] => 06337691 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-01-08 [patent_title] => 'Image data transfer' [patent_app_type] => B1 [patent_app_number] => 09/126039 [patent_app_country] => US [patent_app_date] => 1998-07-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 15 [patent_no_of_words] => 5374 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 111 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/337/06337691.pdf [firstpage_image] =>[orig_patent_app_number] => 09126039 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4315216 [patent_doc_number] => 06252611 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-06-26 [patent_title] => 'Storage device having plural memory banks concurrently accessible, and access method therefor' [patent_app_type] => 1 [patent_app_number] => 9/121419 [patent_app_country] => US [patent_app_date] => 1998-07-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 11 [patent_no_of_words] => 23587 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 147 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/252/06252611.pdf [firstpage_image] =>[orig_patent_app_number] => 121419 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3959784 [patent_doc_number] => 05977996 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-11-02 [patent_title] => 'Storage device for storing hierarchically coded data and access method thereof' [patent_app_type] => 1 [patent_app_number] => 9/121549 [patent_app_country] => US [patent_app_date] => 1998-07-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 11 [patent_no_of_words] => 24042 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 111 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/977/05977996.pdf [firstpage_image] =>[orig_patent_app_number] => 121549 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4259551 [patent_doc_number] => 06222564 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-04-24 [patent_title] => 'Method and apparatus for managing access to a computer system memory shared by a graphics controller and a memory controller' [patent_app_type] => 1 [patent_app_number] => 9/113759 [patent_app_country] => US [patent_app_date] => 1998-07-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 6278 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 97 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/222/06222564.pdf [firstpage_image] =>[orig_patent_app_number] => 113759 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1555324 [patent_doc_number] => 06348925 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-02-19 [patent_title] => 'Method and apparatus for block data transfer to reduce on-chip storage for interpolative video resizing' [patent_app_type] => B1 [patent_app_number] => 09/111439 [patent_app_country] => US [patent_app_date] => 1998-07-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 7 [patent_no_of_words] => 3863 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 59 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/348/06348925.pdf [firstpage_image] =>[orig_patent_app_number] => 09111439 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4313980 [patent_doc_number] => 06188411 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-02-13 [patent_title] => 'Closed-loop reading of index registers using wide read and narrow write for multi-threaded system' [patent_app_type] => 1 [patent_app_number] => 9/108789 [patent_app_country] => US [patent_app_date] => 1998-07-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 16 [patent_no_of_words] => 6262 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 171 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/188/06188411.pdf [firstpage_image] =>[orig_patent_app_number] => 108789 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4392658 [patent_doc_number] => 06278467 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-08-21 [patent_title] => 'Display memory control apparatus' [patent_app_type] => 1 [patent_app_number] => 9/108807 [patent_app_country] => US [patent_app_date] => 1998-07-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 7546 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 346 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/278/06278467.pdf [firstpage_image] =>[orig_patent_app_number] => 108807 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4270744 [patent_doc_number] => 06259459 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-07-10 [patent_title] => 'Apparatus and method for image data processing of pixel data in raster lines' [patent_app_type] => 1 [patent_app_number] => 9/108286 [patent_app_country] => US [patent_app_date] => 1998-07-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 6435 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 287 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/259/06259459.pdf [firstpage_image] =>[orig_patent_app_number] => 108286 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4093447 [patent_doc_number] => 06163324 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-12-19 [patent_title] => 'Median calculation using SIMD operations' [patent_app_type] => 1 [patent_app_number] => 9/107866 [patent_app_country] => US [patent_app_date] => 1998-06-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 6 [patent_no_of_words] => 7604 [patent_no_of_claims] => 38 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 148 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/163/06163324.pdf [firstpage_image] =>[orig_patent_app_number] => 107866 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4306323 [patent_doc_number] => 06184907 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-02-06 [patent_title] => 'Graphics subsystem for a digital computer system' [patent_app_type] => 1 [patent_app_number] => 9/102807 [patent_app_country] => US [patent_app_date] => 1998-06-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 8 [patent_no_of_words] => 4939 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 251 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/184/06184907.pdf [firstpage_image] =>[orig_patent_app_number] => 102807 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4360621 [patent_doc_number] => 06215507 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-04-10 [patent_title] => 'Display system with interleaved pixel address' [patent_app_type] => 1 [patent_app_number] => 9/089319 [patent_app_country] => US [patent_app_date] => 1998-06-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 7 [patent_no_of_words] => 4224 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 209 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/215/06215507.pdf [firstpage_image] =>[orig_patent_app_number] => 089319 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4043421 [patent_doc_number] => 05995122 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-11-30 [patent_title] => 'Method and apparatus for parallel conversion of color values from a single precision floating point format to an integer format' [patent_app_type] => 1 [patent_app_number] => 9/071468 [patent_app_country] => US [patent_app_date] => 1998-04-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 20 [patent_no_of_words] => 14569 [patent_no_of_claims] => 49 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 125 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/995/05995122.pdf [firstpage_image] =>[orig_patent_app_number] => 071468 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4243649 [patent_doc_number] => 06118461 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-09-12 [patent_title] => 'Circuits, systems and methods for memory mapping and display control systems using the same' [patent_app_type] => 1 [patent_app_number] => 9/066618 [patent_app_country] => US [patent_app_date] => 1998-04-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 4507 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 168 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/118/06118461.pdf [firstpage_image] =>[orig_patent_app_number] => 066618 [rel_patent_id] =>[rel_patent_doc_number] =>)