
Jay Ryan
Examiner (ID: 11817)
| Most Active Art Unit | 2507 |
| Art Unit(s) | 2507 |
| Total Applications | 461 |
| Issued Applications | 424 |
| Pending Applications | 0 |
| Abandoned Applications | 37 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 4199656
[patent_doc_number] => 06130680
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-10-10
[patent_title] => 'Method and apparatus for multi-level demand caching of textures in a graphics display device'
[patent_app_type] => 1
[patent_app_number] => 8/982029
[patent_app_country] => US
[patent_app_date] => 1997-12-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 13
[patent_no_of_words] => 9701
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 83
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/130/06130680.pdf
[firstpage_image] =>[orig_patent_app_number] => 982029
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/982029 | Method and apparatus for multi-level demand caching of textures in a graphics display device | Nov 30, 1997 | Issued |
Array
(
[id] => 4106744
[patent_doc_number] => 06097401
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-08-01
[patent_title] => 'Integrated graphics processor having a block transfer engine for automatic graphic operations in a graphics system'
[patent_app_type] => 1
[patent_app_number] => 8/984183
[patent_app_country] => US
[patent_app_date] => 1997-11-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 4374
[patent_no_of_claims] => 32
[patent_no_of_ind_claims] => 12
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/097/06097401.pdf
[firstpage_image] =>[orig_patent_app_number] => 984183
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/984183 | Integrated graphics processor having a block transfer engine for automatic graphic operations in a graphics system | Nov 25, 1997 | Issued |
Array
(
[id] => 4166709
[patent_doc_number] => 06104416
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-08-15
[patent_title] => 'Tiling in picture memory mapping to minimize memory bandwidth in compression and decompression of data sequences'
[patent_app_type] => 1
[patent_app_number] => 8/972641
[patent_app_country] => US
[patent_app_date] => 1997-11-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 9
[patent_no_of_words] => 8412
[patent_no_of_claims] => 88
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 70
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/104/06104416.pdf
[firstpage_image] =>[orig_patent_app_number] => 972641
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/972641 | Tiling in picture memory mapping to minimize memory bandwidth in compression and decompression of data sequences | Nov 17, 1997 | Issued |
Array
(
[id] => 4216530
[patent_doc_number] => 06028612
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-02-22
[patent_title] => 'Picture memory mapping to minimize memory bandwidth in compression and decompression of data sequences'
[patent_app_type] => 1
[patent_app_number] => 8/972917
[patent_app_country] => US
[patent_app_date] => 1997-11-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 8
[patent_no_of_words] => 7448
[patent_no_of_claims] => 54
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 167
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/028/06028612.pdf
[firstpage_image] =>[orig_patent_app_number] => 972917
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/972917 | Picture memory mapping to minimize memory bandwidth in compression and decompression of data sequences | Nov 17, 1997 | Issued |
Array
(
[id] => 4424998
[patent_doc_number] => 06177946
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-01-23
[patent_title] => 'Method and apparatus for processing video data and graphics data by a graphic controller'
[patent_app_type] => 1
[patent_app_number] => 8/970458
[patent_app_country] => US
[patent_app_date] => 1997-11-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3266
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 121
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/177/06177946.pdf
[firstpage_image] =>[orig_patent_app_number] => 970458
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/970458 | Method and apparatus for processing video data and graphics data by a graphic controller | Nov 13, 1997 | Issued |
Array
(
[id] => 6907753
[patent_doc_number] => 20010010520
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2001-08-02
[patent_title] => 'DATA PROCESSING APPARATUS AND RECORDING MEDIUM'
[patent_app_type] => new
[patent_app_number] => 08/969489
[patent_app_country] => US
[patent_app_date] => 1997-11-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 8986
[patent_no_of_claims] => 31
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 77
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0010/20010010520.pdf
[firstpage_image] =>[orig_patent_app_number] => 08969489
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/969489 | DATA PROCESSING APPARATUS AND RECORDING MEDIUM | Nov 12, 1997 | Abandoned |
Array
(
[id] => 4152010
[patent_doc_number] => 06031550
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-02-29
[patent_title] => 'Pixel data X striping in a graphics processor'
[patent_app_type] => 1
[patent_app_number] => 8/968388
[patent_app_country] => US
[patent_app_date] => 1997-11-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 10
[patent_no_of_words] => 4613
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 108
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/031/06031550.pdf
[firstpage_image] =>[orig_patent_app_number] => 968388
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/968388 | Pixel data X striping in a graphics processor | Nov 11, 1997 | Issued |
Array
(
[id] => 4181672
[patent_doc_number] => 06141020
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-10-31
[patent_title] => 'Opposing directional fill calculators in a graphics processor'
[patent_app_type] => 1
[patent_app_number] => 8/968309
[patent_app_country] => US
[patent_app_date] => 1997-11-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 8
[patent_no_of_words] => 5244
[patent_no_of_claims] => 35
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/141/06141020.pdf
[firstpage_image] =>[orig_patent_app_number] => 968309
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/968309 | Opposing directional fill calculators in a graphics processor | Nov 11, 1997 | Issued |
Array
(
[id] => 4394122
[patent_doc_number] => 06262748
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-07-17
[patent_title] => 'Frame buffer memory with on-chip AIU and pixel cache'
[patent_app_type] => 1
[patent_app_number] => 8/966546
[patent_app_country] => US
[patent_app_date] => 1997-11-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 34
[patent_figures_cnt] => 34
[patent_no_of_words] => 22780
[patent_no_of_claims] => 54
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 130
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/262/06262748.pdf
[firstpage_image] =>[orig_patent_app_number] => 966546
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/966546 | Frame buffer memory with on-chip AIU and pixel cache | Nov 9, 1997 | Issued |
Array
(
[id] => 4117572
[patent_doc_number] => 06057863
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-05-02
[patent_title] => 'Dual purpose apparatus, method and system for accelerated graphics port and fibre channel arbitrated loop interfaces'
[patent_app_type] => 1
[patent_app_number] => 8/961895
[patent_app_country] => US
[patent_app_date] => 1997-10-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 6
[patent_no_of_words] => 6641
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 306
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/057/06057863.pdf
[firstpage_image] =>[orig_patent_app_number] => 961895
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/961895 | Dual purpose apparatus, method and system for accelerated graphics port and fibre channel arbitrated loop interfaces | Oct 30, 1997 | Issued |
Array
(
[id] => 3921991
[patent_doc_number] => 06002409
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-12-14
[patent_title] => 'Arbitration for shared graphics processing resources'
[patent_app_type] => 1
[patent_app_number] => 8/960300
[patent_app_country] => US
[patent_app_date] => 1997-10-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 8
[patent_no_of_words] => 5008
[patent_no_of_claims] => 37
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/002/06002409.pdf
[firstpage_image] =>[orig_patent_app_number] => 960300
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/960300 | Arbitration for shared graphics processing resources | Oct 28, 1997 | Issued |
Array
(
[id] => 4243256
[patent_doc_number] => 06075545
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-06-13
[patent_title] => 'Methods and apparatus for storing, accessing and processing images through the use of row and column pointers'
[patent_app_type] => 1
[patent_app_number] => 8/960510
[patent_app_country] => US
[patent_app_date] => 1997-10-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 23
[patent_no_of_words] => 10196
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 108
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/075/06075545.pdf
[firstpage_image] =>[orig_patent_app_number] => 960510
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/960510 | Methods and apparatus for storing, accessing and processing images through the use of row and column pointers | Oct 28, 1997 | Issued |
Array
(
[id] => 4184635
[patent_doc_number] => 06084599
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-07-04
[patent_title] => 'Graphics drawing device with hidden surface processing'
[patent_app_type] => 1
[patent_app_number] => 8/956113
[patent_app_country] => US
[patent_app_date] => 1997-10-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 34
[patent_figures_cnt] => 48
[patent_no_of_words] => 20670
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 181
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/084/06084599.pdf
[firstpage_image] =>[orig_patent_app_number] => 956113
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/956113 | Graphics drawing device with hidden surface processing | Oct 23, 1997 | Issued |
Array
(
[id] => 4344257
[patent_doc_number] => 06333743
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-12-25
[patent_title] => 'Method and apparatus for providing image and graphics processing using a graphics rendering engine'
[patent_app_type] => 1
[patent_app_number] => 8/956537
[patent_app_country] => US
[patent_app_date] => 1997-10-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 13
[patent_no_of_words] => 5674
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/333/06333743.pdf
[firstpage_image] =>[orig_patent_app_number] => 956537
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/956537 | Method and apparatus for providing image and graphics processing using a graphics rendering engine | Oct 22, 1997 | Issued |
Array
(
[id] => 4079231
[patent_doc_number] => 06069613
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-05-30
[patent_title] => 'Basic input-output system (BIOS) read-only memory (ROM) including expansion table for expanding monochrome images into color image'
[patent_app_type] => 1
[patent_app_number] => 8/951601
[patent_app_country] => US
[patent_app_date] => 1997-10-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 20
[patent_no_of_words] => 5080
[patent_no_of_claims] => 38
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/069/06069613.pdf
[firstpage_image] =>[orig_patent_app_number] => 951601
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/951601 | Basic input-output system (BIOS) read-only memory (ROM) including expansion table for expanding monochrome images into color image | Oct 15, 1997 | Issued |
Array
(
[id] => 3955861
[patent_doc_number] => 05990909
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-11-23
[patent_title] => 'Method and apparatus for drawing graphics in a graphics controller of a multimedia data processing and display system'
[patent_app_type] => 1
[patent_app_number] => 8/948395
[patent_app_country] => US
[patent_app_date] => 1997-10-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 3955
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 112
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/990/05990909.pdf
[firstpage_image] =>[orig_patent_app_number] => 948395
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/948395 | Method and apparatus for drawing graphics in a graphics controller of a multimedia data processing and display system | Oct 9, 1997 | Issued |
Array
(
[id] => 4228101
[patent_doc_number] => 06088046
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-07-11
[patent_title] => 'Host DMA through subsystem XY processing'
[patent_app_type] => 1
[patent_app_number] => 8/942779
[patent_app_country] => US
[patent_app_date] => 1997-10-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 8
[patent_no_of_words] => 4071
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 248
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/088/06088046.pdf
[firstpage_image] =>[orig_patent_app_number] => 942779
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/942779 | Host DMA through subsystem XY processing | Oct 1, 1997 | Issued |
Array
(
[id] => 3989716
[patent_doc_number] => 05949436
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-09-07
[patent_title] => 'Accelerated graphics port multiple entry gart cache allocation system and method'
[patent_app_type] => 1
[patent_app_number] => 8/941861
[patent_app_country] => US
[patent_app_date] => 1997-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 6
[patent_no_of_words] => 9407
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 321
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/949/05949436.pdf
[firstpage_image] =>[orig_patent_app_number] => 941861
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/941861 | Accelerated graphics port multiple entry gart cache allocation system and method | Sep 29, 1997 | Issued |
Array
(
[id] => 4014291
[patent_doc_number] => 06005592
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-12-21
[patent_title] => 'Image processing apparatus having improved memory access for high speed 3-dimensional image processing'
[patent_app_type] => 1
[patent_app_number] => 8/943102
[patent_app_country] => US
[patent_app_date] => 1997-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 21
[patent_no_of_words] => 8500
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 311
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/005/06005592.pdf
[firstpage_image] =>[orig_patent_app_number] => 943102
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/943102 | Image processing apparatus having improved memory access for high speed 3-dimensional image processing | Sep 29, 1997 | Issued |
Array
(
[id] => 4194367
[patent_doc_number] => 06160559
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-12-12
[patent_title] => 'Method and apparatus for providing frame-time feedback to graphics application programs'
[patent_app_type] => 1
[patent_app_number] => 8/940679
[patent_app_country] => US
[patent_app_date] => 1997-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5519
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 92
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/160/06160559.pdf
[firstpage_image] =>[orig_patent_app_number] => 940679
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/940679 | Method and apparatus for providing frame-time feedback to graphics application programs | Sep 29, 1997 | Issued |