Jay Ryan

Array ( [id] => 1406224 [patent_doc_number] => 06545683 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-04-08 [patent_title] => 'Apparatus and method for increasing the bandwidth to a graphics subsystem' [patent_app_type] => B1 [patent_app_number] => 09/293869 [patent_app_country] => US [patent_app_date] => 1999-04-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 8317 [patent_no_of_claims] => 42 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 79 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/545/06545683.pdf [firstpage_image] =>[orig_patent_app_number] => 09293869 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1603602 [patent_doc_number] => 06433785 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-08-13 [patent_title] => 'Method and apparatus for improving processor to graphics device throughput' [patent_app_type] => B1 [patent_app_number] => 09/288878 [patent_app_country] => US [patent_app_date] => 1999-04-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 3102 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 119 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/433/06433785.pdf [firstpage_image] =>[orig_patent_app_number] => 09288878 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1537936 [patent_doc_number] => 06337689 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-01-08 [patent_title] => 'Adaptive buffering of computer graphics vertex commands' [patent_app_type] => B1 [patent_app_number] => 09/302659 [patent_app_country] => US [patent_app_date] => 1999-04-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 16 [patent_no_of_words] => 7744 [patent_no_of_claims] => 39 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 139 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/337/06337689.pdf [firstpage_image] =>[orig_patent_app_number] => 09302659 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1537938 [patent_doc_number] => 06337690 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-01-08 [patent_title] => 'Technique for reducing the frequency of frame buffer clearing' [patent_app_type] => B1 [patent_app_number] => 09/283336 [patent_app_country] => US [patent_app_date] => 1999-03-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 3837 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 186 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/337/06337690.pdf [firstpage_image] =>[orig_patent_app_number] => 09283336 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 961501 [patent_doc_number] => 06952215 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2005-10-04 [patent_title] => 'Method and system for graphics rendering using captured graphics hardware instructions' [patent_app_type] => utility [patent_app_number] => 09/283386 [patent_app_country] => US [patent_app_date] => 1999-03-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 3954 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 74 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/952/06952215.pdf [firstpage_image] =>[orig_patent_app_number] => 09283386 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1162423 [patent_doc_number] => 06762761 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-07-13 [patent_title] => 'Method and system for graphics rendering using hardware-event-triggered execution of captured graphics hardware instructions' [patent_app_type] => B2 [patent_app_number] => 09/283387 [patent_app_country] => US [patent_app_date] => 1999-03-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 4526 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 106 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/762/06762761.pdf [firstpage_image] =>[orig_patent_app_number] => 09283387 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1589218 [patent_doc_number] => 06359624 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-03-19 [patent_title] => 'Apparatus having graphic processor for high speed performance' [patent_app_type] => B1 [patent_app_number] => 09/274305 [patent_app_country] => US [patent_app_date] => 1999-03-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 22 [patent_figures_cnt] => 23 [patent_no_of_words] => 6955 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 328 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/359/06359624.pdf [firstpage_image] =>[orig_patent_app_number] => 09274305 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4305352 [patent_doc_number] => 06181352 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-01-30 [patent_title] => 'Graphics pipeline selectively providing multiple pixels or multiple textures' [patent_app_type] => 1 [patent_app_number] => 9/273826 [patent_app_country] => US [patent_app_date] => 1999-03-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 4823 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 118 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/181/06181352.pdf [firstpage_image] =>[orig_patent_app_number] => 273826 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 991367 [patent_doc_number] => 06919895 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2005-07-19 [patent_title] => 'Texture caching arrangement for a computer graphics accelerator' [patent_app_type] => utility [patent_app_number] => 09/273827 [patent_app_country] => US [patent_app_date] => 1999-03-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 5872 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 133 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/919/06919895.pdf [firstpage_image] =>[orig_patent_app_number] => 09273827 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1323837 [patent_doc_number] => 06606098 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-08-12 [patent_title] => 'Method and apparatus having an extended video graphics bus' [patent_app_type] => B1 [patent_app_number] => 09/272461 [patent_app_country] => US [patent_app_date] => 1999-03-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 2434 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 51 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/606/06606098.pdf [firstpage_image] =>[orig_patent_app_number] => 09272461 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1598592 [patent_doc_number] => 06384832 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-05-07 [patent_title] => 'Image processing apparatus and image processing system using the apparatus' [patent_app_type] => B1 [patent_app_number] => 09/260129 [patent_app_country] => US [patent_app_date] => 1999-03-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 15 [patent_no_of_words] => 6516 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 217 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/384/06384832.pdf [firstpage_image] =>[orig_patent_app_number] => 09260129 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4324529 [patent_doc_number] => 06243108 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-06-05 [patent_title] => 'Method and device for processing image data by transferring the data between memories' [patent_app_type] => 1 [patent_app_number] => 9/248986 [patent_app_country] => US [patent_app_date] => 1999-02-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 9 [patent_no_of_words] => 3620 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 166 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/243/06243108.pdf [firstpage_image] =>[orig_patent_app_number] => 248986 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1584257 [patent_doc_number] => 06424349 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-07-23 [patent_title] => 'Data controller with a data converter for display panel' [patent_app_type] => B1 [patent_app_number] => 09/241439 [patent_app_country] => US [patent_app_date] => 1999-02-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 2644 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 143 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/424/06424349.pdf [firstpage_image] =>[orig_patent_app_number] => 09241439 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1564297 [patent_doc_number] => 06362824 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-03-26 [patent_title] => 'System-wide texture offset addressing with page residence indicators for improved performance' [patent_app_type] => B1 [patent_app_number] => 09/239626 [patent_app_country] => US [patent_app_date] => 1999-01-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 7 [patent_no_of_words] => 3946 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 97 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/362/06362824.pdf [firstpage_image] =>[orig_patent_app_number] => 09239626 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1487945 [patent_doc_number] => 06366287 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-04-02 [patent_title] => 'Display device including a cache memory having a plurality of memory segments' [patent_app_type] => B1 [patent_app_number] => 09/230556 [patent_app_country] => US [patent_app_date] => 1999-01-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 7 [patent_no_of_words] => 4904 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 429 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/366/06366287.pdf [firstpage_image] =>[orig_patent_app_number] => 09230556 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1416059 [patent_doc_number] => 06535217 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-03-18 [patent_title] => 'Integrated circuit for graphics processing including configurable display interface and method therefore' [patent_app_type] => B1 [patent_app_number] => 09/233815 [patent_app_country] => US [patent_app_date] => 1999-01-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 3978 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 103 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/535/06535217.pdf [firstpage_image] =>[orig_patent_app_number] => 09233815 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1564301 [patent_doc_number] => 06362825 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-03-26 [patent_title] => 'Real-time combination of adjacent identical primitive data sets in a graphics call sequence' [patent_app_type] => B1 [patent_app_number] => 09/233355 [patent_app_country] => US [patent_app_date] => 1999-01-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 23 [patent_no_of_words] => 14373 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 116 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/362/06362825.pdf [firstpage_image] =>[orig_patent_app_number] => 09233355 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1577357 [patent_doc_number] => 06469704 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-10-22 [patent_title] => 'System and method for combined execution of graphics primitive data sets' [patent_app_type] => B1 [patent_app_number] => 09/232966 [patent_app_country] => US [patent_app_date] => 1999-01-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 23 [patent_no_of_words] => 14621 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 121 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/469/06469704.pdf [firstpage_image] =>[orig_patent_app_number] => 09232966 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1564305 [patent_doc_number] => 06362826 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-03-26 [patent_title] => 'Method and apparatus for implementing dynamic display memory' [patent_app_type] => B1 [patent_app_number] => 09/231609 [patent_app_country] => US [patent_app_date] => 1999-01-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 3188 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 97 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/362/06362826.pdf [firstpage_image] =>[orig_patent_app_number] => 09231609 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4336155 [patent_doc_number] => 06329996 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-12-11 [patent_title] => 'Method and apparatus for synchronizing graphics pipelines' [patent_app_type] => 1 [patent_app_number] => 9/227227 [patent_app_country] => US [patent_app_date] => 1999-01-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 3106 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 11 [patent_words_short_claim] => 112 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/329/06329996.pdf [firstpage_image] =>[orig_patent_app_number] => 227227 [rel_patent_id] =>[rel_patent_doc_number] =>)