
Jay W. Radke
Examiner (ID: 3459, Phone: (571)270-1622 , Office: P/2827 )
| Most Active Art Unit | 2827 |
| Art Unit(s) | 2827 |
| Total Applications | 1157 |
| Issued Applications | 986 |
| Pending Applications | 68 |
| Abandoned Applications | 129 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 16788968
[patent_doc_number] => 10991405
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2021-04-27
[patent_title] => Semiconductor devices
[patent_app_type] => utility
[patent_app_number] => 16/868078
[patent_app_country] => US
[patent_app_date] => 2020-05-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 6306
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 96
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16868078
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/868078 | Semiconductor devices | May 5, 2020 | Issued |
Array
(
[id] => 17217508
[patent_doc_number] => 20210350846
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-11-11
[patent_title] => Associativity-Agnostic In-Cache Computing Memory Architecture Optimized for Multiplication
[patent_app_type] => utility
[patent_app_number] => 16/866570
[patent_app_country] => US
[patent_app_date] => 2020-05-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7177
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 152
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16866570
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/866570 | Associativity-agnostic in-cache computing memory architecture optimized for multiplication | May 4, 2020 | Issued |
Array
(
[id] => 16663365
[patent_doc_number] => 10932582
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-03-02
[patent_title] => Multi-stage memory sensing
[patent_app_type] => utility
[patent_app_number] => 16/867420
[patent_app_country] => US
[patent_app_date] => 2020-05-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 13361
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16867420
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/867420 | Multi-stage memory sensing | May 4, 2020 | Issued |
Array
(
[id] => 17165953
[patent_doc_number] => 11152061
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-10-19
[patent_title] => Systems and methods for writing and reading data stored in a polymer
[patent_app_type] => utility
[patent_app_number] => 16/866364
[patent_app_country] => US
[patent_app_date] => 2020-05-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 25
[patent_no_of_words] => 20337
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 75
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16866364
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/866364 | Systems and methods for writing and reading data stored in a polymer | May 3, 2020 | Issued |
Array
(
[id] => 18219325
[patent_doc_number] => 11594271
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-02-28
[patent_title] => Memory cell driver, memory cell arrangement, and methods thereof
[patent_app_type] => utility
[patent_app_number] => 16/861640
[patent_app_country] => US
[patent_app_date] => 2020-04-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 21
[patent_no_of_words] => 14330
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 398
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16861640
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/861640 | Memory cell driver, memory cell arrangement, and methods thereof | Apr 28, 2020 | Issued |
Array
(
[id] => 17188512
[patent_doc_number] => 20210335397
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-10-28
[patent_title] => Configurable Multiplexing Circuitry
[patent_app_type] => utility
[patent_app_number] => 16/860764
[patent_app_country] => US
[patent_app_date] => 2020-04-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7786
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16860764
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/860764 | Configurable multiplexing circuitry | Apr 27, 2020 | Issued |
Array
(
[id] => 16865602
[patent_doc_number] => 11024353
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2021-06-01
[patent_title] => Mechanism to improve driver capability with fine tuned calibration resistor
[patent_app_type] => utility
[patent_app_number] => 16/858223
[patent_app_country] => US
[patent_app_date] => 2020-04-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 11
[patent_no_of_words] => 13395
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 73
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16858223
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/858223 | Mechanism to improve driver capability with fine tuned calibration resistor | Apr 23, 2020 | Issued |
Array
(
[id] => 16241337
[patent_doc_number] => 20200258571
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-08-13
[patent_title] => ADAPTIVE PROGRAMMING VOLTAGE FOR NON-VOLATILE MEMORY DEVICES
[patent_app_type] => utility
[patent_app_number] => 16/829888
[patent_app_country] => US
[patent_app_date] => 2020-03-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 19310
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 98
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16829888
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/829888 | Adaptive programming voltage for non-volatile memory devices | Mar 24, 2020 | Issued |
Array
(
[id] => 17032548
[patent_doc_number] => 11094365
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2021-08-17
[patent_title] => System and method for refreshing data for integrity protection at a thermal excursion event
[patent_app_type] => utility
[patent_app_number] => 16/821206
[patent_app_country] => US
[patent_app_date] => 2020-03-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 6309
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 135
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16821206
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/821206 | System and method for refreshing data for integrity protection at a thermal excursion event | Mar 16, 2020 | Issued |
Array
(
[id] => 16690623
[patent_doc_number] => 20210073101
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-03-11
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/807266
[patent_app_country] => US
[patent_app_date] => 2020-03-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7347
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 156
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16807266
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/807266 | Semiconductor device | Mar 2, 2020 | Issued |
Array
(
[id] => 16987777
[patent_doc_number] => 11074956
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2021-07-27
[patent_title] => Arbitrated sense amplifier
[patent_app_type] => utility
[patent_app_number] => 16/806942
[patent_app_country] => US
[patent_app_date] => 2020-03-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 15124
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 190
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16806942
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/806942 | Arbitrated sense amplifier | Mar 1, 2020 | Issued |
Array
(
[id] => 17002354
[patent_doc_number] => 11081176
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-08-03
[patent_title] => 2T-1R architecture for resistive RAM
[patent_app_type] => utility
[patent_app_number] => 16/796428
[patent_app_country] => US
[patent_app_date] => 2020-02-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 47
[patent_figures_cnt] => 64
[patent_no_of_words] => 13000
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 324
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16796428
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/796428 | 2T-1R architecture for resistive RAM | Feb 19, 2020 | Issued |
Array
(
[id] => 16802124
[patent_doc_number] => 10997068
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2021-05-04
[patent_title] => Rapid SSD preconditioning
[patent_app_type] => utility
[patent_app_number] => 16/789026
[patent_app_country] => US
[patent_app_date] => 2020-02-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 7385
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 130
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16789026
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/789026 | Rapid SSD preconditioning | Feb 11, 2020 | Issued |
Array
(
[id] => 17016907
[patent_doc_number] => 11086546
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2021-08-10
[patent_title] => Preserve write for solid-state drives
[patent_app_type] => utility
[patent_app_number] => 16/746349
[patent_app_country] => US
[patent_app_date] => 2020-01-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 7008
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 121
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16746349
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/746349 | Preserve write for solid-state drives | Jan 16, 2020 | Issued |
Array
(
[id] => 16600258
[patent_doc_number] => 20210026789
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-01-28
[patent_title] => Method of Memory Time Division Control and Related Device
[patent_app_type] => utility
[patent_app_number] => 16/744202
[patent_app_country] => US
[patent_app_date] => 2020-01-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3081
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -6
[patent_words_short_claim] => 160
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16744202
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/744202 | Method of memory time division control and related device | Jan 15, 2020 | Issued |
Array
(
[id] => 16544658
[patent_doc_number] => 20200411073
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-12-31
[patent_title] => MEMORY DEVICE AND METHOD OF OPERATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/728120
[patent_app_country] => US
[patent_app_date] => 2019-12-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 16204
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16728120
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/728120 | Memory device and method of operating the same | Dec 26, 2019 | Issued |
Array
(
[id] => 16332052
[patent_doc_number] => 20200303018
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-09-24
[patent_title] => MEMORY SYSTEM AND NONVOLATILE MEMORY
[patent_app_type] => utility
[patent_app_number] => 16/727488
[patent_app_country] => US
[patent_app_date] => 2019-12-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 15197
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 198
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16727488
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/727488 | Memory system and nonvolatile memory | Dec 25, 2019 | Issued |
Array
(
[id] => 16834957
[patent_doc_number] => 11011215
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2021-05-18
[patent_title] => Apparatus with an internal-operation management mechanism
[patent_app_type] => utility
[patent_app_number] => 16/721373
[patent_app_country] => US
[patent_app_date] => 2019-12-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 7
[patent_no_of_words] => 7447
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16721373
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/721373 | Apparatus with an internal-operation management mechanism | Dec 18, 2019 | Issued |
Array
(
[id] => 17699963
[patent_doc_number] => 11373695
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-06-28
[patent_title] => Memory accessing with auto-precharge
[patent_app_type] => utility
[patent_app_number] => 16/719907
[patent_app_country] => US
[patent_app_date] => 2019-12-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 9
[patent_no_of_words] => 17055
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 193
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16719907
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/719907 | Memory accessing with auto-precharge | Dec 17, 2019 | Issued |
Array
(
[id] => 16699684
[patent_doc_number] => 10950292
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2021-03-16
[patent_title] => Method and apparatus for mitigating row hammer attacks
[patent_app_type] => utility
[patent_app_number] => 16/710424
[patent_app_country] => US
[patent_app_date] => 2019-12-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 6618
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16710424
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/710424 | Method and apparatus for mitigating row hammer attacks | Dec 10, 2019 | Issued |