Jay-ming Wang

Array ( [id] => 4408052 [patent_doc_number] => 06309923 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-10-30 [patent_title] => 'Method of forming the capacitor in DRAM' [patent_app_type] => 1 [patent_app_number] => 9/620068 [patent_app_country] => US [patent_app_date] => 2000-07-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 9 [patent_no_of_words] => 2105 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 173 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/309/06309923.pdf [firstpage_image] =>[orig_patent_app_number] => 620068 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7643921 [patent_doc_number] => 06429117 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-08-06 [patent_title] => 'Method to create copper traps by modifying treatment on the dielectrics surface' [patent_app_type] => B1 [patent_app_number] => 09/619018 [patent_app_country] => US [patent_app_date] => 2000-07-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 7 [patent_no_of_words] => 2286 [patent_no_of_claims] => 34 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 21 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/429/06429117.pdf [firstpage_image] =>[orig_patent_app_number] => 09619018 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1532324 [patent_doc_number] => 06410358 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-06-25 [patent_title] => 'Manufacturing method for reflection type liquid crystal display' [patent_app_type] => B1 [patent_app_number] => 09/615608 [patent_app_country] => US [patent_app_date] => 2000-07-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 15 [patent_no_of_words] => 2982 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 166 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/410/06410358.pdf [firstpage_image] =>[orig_patent_app_number] => 09615608 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1459389 [patent_doc_number] => 06391723 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-05-21 [patent_title] => 'Fabrication of VDMOS structure with reduced parasitic effects' [patent_app_type] => B1 [patent_app_number] => 09/583458 [patent_app_country] => US [patent_app_date] => 2000-05-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 20 [patent_no_of_words] => 2854 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 97 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/391/06391723.pdf [firstpage_image] =>[orig_patent_app_number] => 09583458 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1435907 [patent_doc_number] => 06355550 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-03-12 [patent_title] => 'Ultra-late programming ROM and method of manufacture' [patent_app_type] => B1 [patent_app_number] => 09/575846 [patent_app_country] => US [patent_app_date] => 2000-05-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 12 [patent_no_of_words] => 6672 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 244 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/355/06355550.pdf [firstpage_image] =>[orig_patent_app_number] => 09575846 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4347729 [patent_doc_number] => 06214668 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-04-10 [patent_title] => 'Structure of a channel write/erase flash memory cell and manufacturing method and operating method thereof' [patent_app_type] => 1 [patent_app_number] => 9/565989 [patent_app_country] => US [patent_app_date] => 2000-05-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 17 [patent_no_of_words] => 3271 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 123 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/214/06214668.pdf [firstpage_image] =>[orig_patent_app_number] => 565989 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4347261 [patent_doc_number] => 06214637 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-04-10 [patent_title] => 'Method of forming a photoresist pattern on a semiconductor substrate using an anti-reflective coating deposited using only a hydrocarbon based gas' [patent_app_type] => 1 [patent_app_number] => 9/559268 [patent_app_country] => US [patent_app_date] => 2000-04-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 17 [patent_no_of_words] => 4566 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 133 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/214/06214637.pdf [firstpage_image] =>[orig_patent_app_number] => 559268 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1565638 [patent_doc_number] => 06376283 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-04-23 [patent_title] => 'Mono-chip multimediacard fabrication method' [patent_app_type] => B1 [patent_app_number] => 09/552588 [patent_app_country] => US [patent_app_date] => 2000-04-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 758 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 106 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/376/06376283.pdf [firstpage_image] =>[orig_patent_app_number] => 09552588 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1485282 [patent_doc_number] => 06365485 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-04-02 [patent_title] => 'DRAM technology of buried plate formation of bottle-shaped deep trench' [patent_app_type] => B1 [patent_app_number] => 09/552028 [patent_app_country] => US [patent_app_date] => 2000-04-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 14 [patent_no_of_words] => 4914 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 181 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/365/06365485.pdf [firstpage_image] =>[orig_patent_app_number] => 09552028 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4407830 [patent_doc_number] => 06309901 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-10-30 [patent_title] => 'Use of glass laminate as a substrate in semiconductor devices' [patent_app_type] => 1 [patent_app_number] => 9/529658 [patent_app_country] => US [patent_app_date] => 2000-04-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 5646 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 55 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/309/06309901.pdf [firstpage_image] =>[orig_patent_app_number] => 529658 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1494130 [patent_doc_number] => 06342400 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-01-29 [patent_title] => 'Dye penetrant test for semiconductor package assembly solder joints' [patent_app_type] => B1 [patent_app_number] => 09/543348 [patent_app_country] => US [patent_app_date] => 2000-04-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 1788 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 147 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/342/06342400.pdf [firstpage_image] =>[orig_patent_app_number] => 09543348 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7640280 [patent_doc_number] => 06395634 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-05-28 [patent_title] => 'Glass substrate for magnetic recording medium, magnetic recording medium, and method of manufacturing the same' [patent_app_type] => B1 [patent_app_number] => 09/540888 [patent_app_country] => US [patent_app_date] => 2000-03-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 3 [patent_no_of_words] => 11093 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 10 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/395/06395634.pdf [firstpage_image] =>[orig_patent_app_number] => 09540888 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4325384 [patent_doc_number] => 06329289 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-12-11 [patent_title] => 'Method and apparatus for forming copper wiring' [patent_app_type] => 1 [patent_app_number] => 9/537718 [patent_app_country] => US [patent_app_date] => 2000-03-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 7 [patent_no_of_words] => 2648 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 79 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/329/06329289.pdf [firstpage_image] =>[orig_patent_app_number] => 537718 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7093144 [patent_doc_number] => 20010034096 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2001-10-25 [patent_title] => 'Methods to form electronic devices' [patent_app_type] => new [patent_app_number] => 09/539641 [patent_app_country] => US [patent_app_date] => 2000-03-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 4364 [patent_no_of_claims] => 78 [patent_no_of_ind_claims] => 16 [patent_words_short_claim] => 75 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0034/20010034096.pdf [firstpage_image] =>[orig_patent_app_number] => 09539641 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1453594 [patent_doc_number] => 06461948 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-10-08 [patent_title] => 'Method of doping silicon with phosphorus and growing oxide on silicon in the presence of steam' [patent_app_type] => B1 [patent_app_number] => 09/538558 [patent_app_country] => US [patent_app_date] => 2000-03-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 6301 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 43 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/461/06461948.pdf [firstpage_image] =>[orig_patent_app_number] => 09538558 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1536216 [patent_doc_number] => 06337285 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-01-08 [patent_title] => 'Self-aligned contact (SAC) etch with dual-chemistry process' [patent_app_type] => B1 [patent_app_number] => 09/532088 [patent_app_country] => US [patent_app_date] => 2000-03-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 4024 [patent_no_of_claims] => 44 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 95 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/337/06337285.pdf [firstpage_image] =>[orig_patent_app_number] => 09532088 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4420100 [patent_doc_number] => 06225167 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-05-01 [patent_title] => 'Method of generating multiple oxide thicknesses by one oxidation step using NH3 nitridation followed by re-oxidation' [patent_app_type] => 1 [patent_app_number] => 9/523988 [patent_app_country] => US [patent_app_date] => 2000-03-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 20 [patent_no_of_words] => 5202 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 142 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/225/06225167.pdf [firstpage_image] =>[orig_patent_app_number] => 523988 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5936141 [patent_doc_number] => 20020061617 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-05-23 [patent_title] => 'FABRICATION METHOD OF A DUAL-GATE CMOSFET' [patent_app_type] => new [patent_app_number] => 09/524268 [patent_app_country] => US [patent_app_date] => 2000-03-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3683 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 96 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0061/20020061617.pdf [firstpage_image] =>[orig_patent_app_number] => 09524268 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4378077 [patent_doc_number] => 06303470 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-10-16 [patent_title] => 'Semiconductor wafer and method for manufacturing semiconductor devices' [patent_app_type] => 1 [patent_app_number] => 9/521888 [patent_app_country] => US [patent_app_date] => 2000-03-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 28 [patent_no_of_words] => 3223 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 121 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/303/06303470.pdf [firstpage_image] =>[orig_patent_app_number] => 521888 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1536070 [patent_doc_number] => 06337244 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-01-08 [patent_title] => 'Method of forming flash memory' [patent_app_type] => B1 [patent_app_number] => 09/516818 [patent_app_country] => US [patent_app_date] => 2000-03-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 13 [patent_no_of_words] => 4459 [patent_no_of_claims] => 72 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 81 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/337/06337244.pdf [firstpage_image] =>[orig_patent_app_number] => 09516818 [rel_patent_id] =>[rel_patent_doc_number] =>)