
Jean Bruner Jeanglaude
Examiner (ID: 18760, Phone: (571)272-1804 , Office: P/2845 )
| Most Active Art Unit | 2845 |
| Art Unit(s) | 2845, 2735, 2819 |
| Total Applications | 2865 |
| Issued Applications | 2642 |
| Pending Applications | 134 |
| Abandoned Applications | 114 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 19591347
[patent_doc_number] => 20240388904
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-11-21
[patent_title] => AUTHORIZATION METHOD AND APPARATUS
[patent_app_type] => utility
[patent_app_number] => 18/785528
[patent_app_country] => US
[patent_app_date] => 2024-07-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 49851
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18785528
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/785528 | AUTHORIZATION METHOD AND APPARATUS | Jul 25, 2024 | Pending |
Array
(
[id] => 20499984
[patent_doc_number] => 20260029443
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2026-01-29
[patent_title] => SIGMA-DELTA MODULATOR (SDM) OVERLOAD DETECTOR CIRCUIT
[patent_app_type] => utility
[patent_app_number] => 18/780766
[patent_app_country] => US
[patent_app_date] => 2024-07-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4605
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 74
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18780766
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/780766 | SIGMA-DELTA MODULATOR (SDM) OVERLOAD DETECTOR CIRCUIT | Jul 22, 2024 | Pending |
Array
(
[id] => 20036965
[patent_doc_number] => 20250175187
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-05-29
[patent_title] => DIGITAL-TO-ANALOG CONVERTER, MANUFACTURING METHOD THEREOF, AND SUCCESSIVE APPROXIMATION REGISTER ANALOG-TO-DIGITAL CONVERTER
[patent_app_type] => utility
[patent_app_number] => 18/780509
[patent_app_country] => US
[patent_app_date] => 2024-07-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 0
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 194
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18780509
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/780509 | DIGITAL-TO-ANALOG CONVERTER, MANUFACTURING METHOD THEREOF, AND SUCCESSIVE APPROXIMATION REGISTER ANALOG-TO-DIGITAL CONVERTER | Jul 22, 2024 | Pending |
Array
(
[id] => 20053475
[patent_doc_number] => 20250191697
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-06-12
[patent_title] => SYSTEM AND METHODS FOR UPSAMPLING OF DECOMPRESSED GENOMIC DATA AFTER LOSSY COMPRESSION USING A NEURAL NETWORK
[patent_app_type] => utility
[patent_app_number] => 18/778042
[patent_app_country] => US
[patent_app_date] => 2024-07-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12599
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 80
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18778042
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/778042 | SYSTEM AND METHODS FOR UPSAMPLING OF DECOMPRESSED GENOMIC DATA AFTER LOSSY COMPRESSION USING A NEURAL NETWORK | Jul 18, 2024 | Issued |
Array
(
[id] => 19561546
[patent_doc_number] => 20240373338
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-11-07
[patent_title] => CELL STATE DETERMINING METHOD AND APPARATUS
[patent_app_type] => utility
[patent_app_number] => 18/777740
[patent_app_country] => US
[patent_app_date] => 2024-07-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 19675
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 64
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18777740
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/777740 | CELL STATE DETERMINING METHOD AND APPARATUS | Jul 18, 2024 | Pending |
Array
(
[id] => 19560771
[patent_doc_number] => 20240372563
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-11-07
[patent_title] => EVENT-DRIVEN DATA TRANSMISSION USING CODEBOOKS WITH PROTOCOL ADAPTION
[patent_app_type] => utility
[patent_app_number] => 18/773930
[patent_app_country] => US
[patent_app_date] => 2024-07-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 28626
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 53
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18773930
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/773930 | EVENT-DRIVEN DATA TRANSMISSION USING CODEBOOKS WITH PROTOCOL ADAPTION | Jul 15, 2024 | Pending |
Array
(
[id] => 19765745
[patent_doc_number] => 12224044
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2025-02-11
[patent_title] => System and methods for upsampling of decompressed genomic data after lossy compression using a neural network
[patent_app_type] => utility
[patent_app_number] => 18/769416
[patent_app_country] => US
[patent_app_date] => 2024-07-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 24
[patent_no_of_words] => 17543
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 118
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18769416
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/769416 | System and methods for upsampling of decompressed genomic data after lossy compression using a neural network | Jul 10, 2024 | Issued |
Array
(
[id] => 20867516
[patent_doc_number] => 12694417
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-07-28
[patent_title] => Upsampling of decompressed financial time-series data using a neural network
[patent_app_type] => utility
[patent_app_number] => 18/768545
[patent_app_country] => US
[patent_app_date] => 2024-07-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 23
[patent_no_of_words] => 13062
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 70
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18768545
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/768545 | UPSAMPLING OF DECOMPRESSED FINANCIAL TIME - SERIES DATA USING A NEURAL NETWORK | Jul 9, 2024 | Issued |
Array
(
[id] => 20868557
[patent_doc_number] => 12695466
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-07-28
[patent_title] => Systems and methods for lossless compression of tabular numeric data
[patent_app_type] => utility
[patent_app_number] => 18/765953
[patent_app_country] => US
[patent_app_date] => 2024-07-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 0
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18765953
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/765953 | Systems and Methods for Lossless Compression of Tabular Numeric Data | Jul 7, 2024 | Issued |
Array
(
[id] => 19698020
[patent_doc_number] => 20250016565
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-01-09
[patent_title] => Enhanced Integrity Protection for Wireless Networking Systems
[patent_app_type] => utility
[patent_app_number] => 18/763362
[patent_app_country] => US
[patent_app_date] => 2024-07-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 16405
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18763362
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/763362 | Enhanced Integrity Protection for Wireless Networking Systems | Jul 2, 2024 | Pending |
Array
(
[id] => 19697268
[patent_doc_number] => 20250015813
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-01-09
[patent_title] => PROGRAMMABLE VOLTAGE TO TIME CONVERTER
[patent_app_type] => utility
[patent_app_number] => 18/763552
[patent_app_country] => US
[patent_app_date] => 2024-07-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5957
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18763552
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/763552 | PROGRAMMABLE VOLTAGE TO TIME CONVERTER | Jul 2, 2024 | Pending |
Array
(
[id] => 20089719
[patent_doc_number] => 20250219655
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-07-03
[patent_title] => SAMPLE-AND-HOLD CIRCUIT AND ANALOG-TO-DIGITAL CONVERTER CIRCUIT INCLUDING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/762277
[patent_app_country] => US
[patent_app_date] => 2024-07-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 1987
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 171
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18762277
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/762277 | SAMPLE-AND-HOLD CIRCUIT AND ANALOG-TO-DIGITAL CONVERTER CIRCUIT INCLUDING THE SAME | Jul 1, 2024 | Pending |
Array
(
[id] => 19705594
[patent_doc_number] => 12199644
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2025-01-14
[patent_title] => System and method for homomorphic compression using latent space preprocessing and neural upsampling
[patent_app_type] => utility
[patent_app_number] => 18/755653
[patent_app_country] => US
[patent_app_date] => 2024-06-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 19
[patent_no_of_words] => 18285
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 96
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18755653
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/755653 | System and method for homomorphic compression using latent space preprocessing and neural upsampling | Jun 25, 2024 | Issued |
Array
(
[id] => 19655105
[patent_doc_number] => 12176915
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2024-12-24
[patent_title] => Time signal processor based on multiplying phase interpolation circuit
[patent_app_type] => utility
[patent_app_number] => 18/741910
[patent_app_country] => US
[patent_app_date] => 2024-06-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4420
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 313
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18741910
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/741910 | Time signal processor based on multiplying phase interpolation circuit | Jun 12, 2024 | Issued |
Array
(
[id] => 20036968
[patent_doc_number] => 20250175190
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-05-29
[patent_title] => DIGITAL-TO-ANALOG CONVERTER CIRCUIT AND ELECTRONIC DEVICE INCLUDING SAME AND METHOD FOR CONTROLLING SAME
[patent_app_type] => utility
[patent_app_number] => 18/741403
[patent_app_country] => US
[patent_app_date] => 2024-06-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10961
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 124
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18741403
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/741403 | DIGITAL-TO-ANALOG CONVERTER CIRCUIT AND ELECTRONIC DEVICE INCLUDING SAME AND METHOD FOR CONTROLLING SAME | Jun 11, 2024 | Pending |
Array
(
[id] => 20410481
[patent_doc_number] => 20250379590
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-12-11
[patent_title] => AMPLITUDE-DRIVEN AT-SPEED CONTROL OF DIGITAL-TO-ANALOG CONVERTERS
[patent_app_type] => utility
[patent_app_number] => 18/738559
[patent_app_country] => US
[patent_app_date] => 2024-06-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12744
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 54
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18738559
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/738559 | AMPLITUDE-DRIVEN AT-SPEED CONTROL OF DIGITAL-TO-ANALOG CONVERTERS | Jun 9, 2024 | Pending |
Array
(
[id] => 19466253
[patent_doc_number] => 20240319923
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-09-26
[patent_title] => APPARATUS FOR PROCESSING RECEIVED DATA
[patent_app_type] => utility
[patent_app_number] => 18/735412
[patent_app_country] => US
[patent_app_date] => 2024-06-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9024
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18735412
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/735412 | APPARATUS FOR PROCESSING RECEIVED DATA | Jun 5, 2024 | Pending |
Array
(
[id] => 20775252
[patent_doc_number] => 12658938
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-06-16
[patent_title] => System and methods for upsampling of decompressed correlated multichannel data using a neural network
[patent_app_type] => utility
[patent_app_number] => 18/736275
[patent_app_country] => US
[patent_app_date] => 2024-06-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 21
[patent_no_of_words] => 10421
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 81
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18736275
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/736275 | System and methods for upsampling of decompressed correlated multichannel data using a neural network | Jun 5, 2024 | Issued |
Array
(
[id] => 20884825
[patent_doc_number] => 12700873
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-08-04
[patent_title] => System and methods for upsampling of decompressed time-series data using a neural network
[patent_app_type] => utility
[patent_app_number] => 18/736327
[patent_app_country] => US
[patent_app_date] => 2024-06-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 21
[patent_no_of_words] => 11574
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 80
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18736327
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/736327 | SYSTEM AND METHODS FOR UPSAMPLING OF DECOMPRESSED TIME-SERIES DATA USING A NEURAL NETWORK | Jun 5, 2024 | Pending |
Array
(
[id] => 20382511
[patent_doc_number] => 20250365004
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-11-27
[patent_title] => DIFFERENTIAL SUCCESSIVE APPROXIMATION REGISTER ANALOG-TO-DIGITAL CONVERTER WITH DYNAMIC INPUT COMMON-MODE VOLTAGE CONTROL AND ASSOCIATED METHOD
[patent_app_type] => utility
[patent_app_number] => 18/673343
[patent_app_country] => US
[patent_app_date] => 2024-05-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 0
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 144
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18673343
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/673343 | Differential successive approximation register analog-to-digital converter with dynamic input common-mode voltage control and associated method | May 23, 2024 | Issued |