
Jean Bruner Jeanglaude
Examiner (ID: 8702, Phone: (571)272-1804 , Office: P/2845 )
| Most Active Art Unit | 2845 |
| Art Unit(s) | 2735, 2845, 2819 |
| Total Applications | 2813 |
| Issued Applications | 2600 |
| Pending Applications | 139 |
| Abandoned Applications | 112 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 20011869
[patent_doc_number] => 20250150091
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-05-08
[patent_title] => Lossless Binary Data Compression
[patent_app_type] => utility
[patent_app_number] => 18/500419
[patent_app_country] => US
[patent_app_date] => 2023-11-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7768
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 242
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18500419
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/500419 | Lossless Binary Data Compression | Nov 1, 2023 | Pending |
Array
(
[id] => 20003242
[patent_doc_number] => 20250141464
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-05-01
[patent_title] => SYSTEM AND METHOD FOR PERFORMING ADAPTIVE VOLTAGE SCALING (AVS) FOR ANALOG-TO-DIGITAL CONVERTERS (ADCS)
[patent_app_type] => utility
[patent_app_number] => 18/497605
[patent_app_country] => US
[patent_app_date] => 2023-10-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7263
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 88
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18497605
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/497605 | SYSTEM AND METHOD FOR PERFORMING ADAPTIVE VOLTAGE SCALING (AVS) FOR ANALOG-TO-DIGITAL CONVERTERS (ADCS) | Oct 29, 2023 | Pending |
Array
(
[id] => 20003242
[patent_doc_number] => 20250141464
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-05-01
[patent_title] => SYSTEM AND METHOD FOR PERFORMING ADAPTIVE VOLTAGE SCALING (AVS) FOR ANALOG-TO-DIGITAL CONVERTERS (ADCS)
[patent_app_type] => utility
[patent_app_number] => 18/497605
[patent_app_country] => US
[patent_app_date] => 2023-10-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7263
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 88
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18497605
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/497605 | SYSTEM AND METHOD FOR PERFORMING ADAPTIVE VOLTAGE SCALING (AVS) FOR ANALOG-TO-DIGITAL CONVERTERS (ADCS) | Oct 29, 2023 | Pending |
Array
(
[id] => 19727680
[patent_doc_number] => 20250030431
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-01-23
[patent_title] => ADC ARCHITECTURE INCORPORATING CONTINUOUS-TIME QUANTIZER
[patent_app_type] => utility
[patent_app_number] => 18/496436
[patent_app_country] => US
[patent_app_date] => 2023-10-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5969
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 59
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18496436
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/496436 | ADC ARCHITECTURE INCORPORATING CONTINUOUS-TIME QUANTIZER | Oct 26, 2023 | Pending |
Array
(
[id] => 19727680
[patent_doc_number] => 20250030431
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-01-23
[patent_title] => ADC ARCHITECTURE INCORPORATING CONTINUOUS-TIME QUANTIZER
[patent_app_type] => utility
[patent_app_number] => 18/496436
[patent_app_country] => US
[patent_app_date] => 2023-10-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5969
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 59
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18496436
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/496436 | ADC ARCHITECTURE INCORPORATING CONTINUOUS-TIME QUANTIZER | Oct 26, 2023 | Pending |
Array
(
[id] => 19222315
[patent_doc_number] => 20240187019
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-06-06
[patent_title] => HIGH FREQUENCY, LOW POWER, N-PATH SIGMA-DELTA MODULATOR
[patent_app_type] => utility
[patent_app_number] => 18/494541
[patent_app_country] => US
[patent_app_date] => 2023-10-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 20307
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 92
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18494541
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/494541 | HIGH FREQUENCY, LOW POWER, N-PATH SIGMA-DELTA MODULATOR | Oct 24, 2023 | Pending |
Array
(
[id] => 19302153
[patent_doc_number] => 20240230730
[patent_country] => US
[patent_kind] => A9
[patent_issue_date] => 2024-07-11
[patent_title] => Device and method for ratiometric measurement of voltages for an analog-digital-converter
[patent_app_type] => utility
[patent_app_number] => 18/381793
[patent_app_country] => US
[patent_app_date] => 2023-10-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3414
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 181
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18381793
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/381793 | Device and method for ratiometric measurement of voltages for an analog-digital-converter | Oct 18, 2023 | Pending |
Array
(
[id] => 19302153
[patent_doc_number] => 20240230730
[patent_country] => US
[patent_kind] => A9
[patent_issue_date] => 2024-07-11
[patent_title] => Device and method for ratiometric measurement of voltages for an analog-digital-converter
[patent_app_type] => utility
[patent_app_number] => 18/381793
[patent_app_country] => US
[patent_app_date] => 2023-10-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3414
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 181
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18381793
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/381793 | Device and method for ratiometric measurement of voltages for an analog-digital-converter | Oct 17, 2023 | Pending |
Array
(
[id] => 19885963
[patent_doc_number] => 12271680
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-04-08
[patent_title] => Text compression with predicted continuations
[patent_app_type] => utility
[patent_app_number] => 18/488275
[patent_app_country] => US
[patent_app_date] => 2023-10-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 12731
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18488275
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/488275 | Text compression with predicted continuations | Oct 16, 2023 | Issued |
Array
(
[id] => 18927932
[patent_doc_number] => 20240030936
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-01-25
[patent_title] => DECODING APPARATUS, DECODING METHOD, AND PROGRAM
[patent_app_type] => utility
[patent_app_number] => 18/481416
[patent_app_country] => US
[patent_app_date] => 2023-10-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 16330
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 29
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18481416
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/481416 | Decoding apparatus, decoding method, and program | Oct 4, 2023 | Issued |
Array
(
[id] => 19072028
[patent_doc_number] => 20240106454
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-03-28
[patent_title] => APPARATUS, SENSOR AND ELECTRONIC DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/472069
[patent_app_country] => US
[patent_app_date] => 2023-09-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4371
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 87
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18472069
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/472069 | APPARATUS, SENSOR AND ELECTRONIC DEVICE | Sep 20, 2023 | Pending |
Array
(
[id] => 19501002
[patent_doc_number] => 20240340020
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-10
[patent_title] => SUCCESSIVE APPROXIMATION ANALOG-TO-DIGITAL CONVERSION DEVICE SKIPPING COMPARISON RESULTS AND ITS OPERATING METHOD
[patent_app_type] => utility
[patent_app_number] => 18/471437
[patent_app_country] => US
[patent_app_date] => 2023-09-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4140
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 109
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18471437
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/471437 | SUCCESSIVE APPROXIMATION ANALOG-TO-DIGITAL CONVERSION DEVICE SKIPPING COMPARISON RESULTS AND ITS OPERATING METHOD | Sep 20, 2023 | Pending |
Array
(
[id] => 19039095
[patent_doc_number] => 20240088910
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-03-14
[patent_title] => DATA COMPRESSION VIA BINARY SUBSTITUTION
[patent_app_type] => utility
[patent_app_number] => 18/471178
[patent_app_country] => US
[patent_app_date] => 2023-09-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4688
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 58
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18471178
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/471178 | Data compression via binary substitution | Sep 19, 2023 | Issued |
Array
(
[id] => 19072025
[patent_doc_number] => 20240106451
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-03-28
[patent_title] => CIRCUIT ARRANGEMENT COMPRISING A MOS SENSOR, IN PARTICULAR TMOS SENSOR, AND A CORRESPONDING METHOD FOR OPERATING THE CIRCUIT ARRANGEMENT
[patent_app_type] => utility
[patent_app_number] => 18/370052
[patent_app_country] => US
[patent_app_date] => 2023-09-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9235
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 295
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18370052
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/370052 | CIRCUIT ARRANGEMENT COMPRISING A MOS SENSOR, IN PARTICULAR TMOS SENSOR, AND A CORRESPONDING METHOD FOR OPERATING THE CIRCUIT ARRANGEMENT | Sep 18, 2023 | Pending |
Array
(
[id] => 19072025
[patent_doc_number] => 20240106451
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-03-28
[patent_title] => CIRCUIT ARRANGEMENT COMPRISING A MOS SENSOR, IN PARTICULAR TMOS SENSOR, AND A CORRESPONDING METHOD FOR OPERATING THE CIRCUIT ARRANGEMENT
[patent_app_type] => utility
[patent_app_number] => 18/370052
[patent_app_country] => US
[patent_app_date] => 2023-09-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9235
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 295
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18370052
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/370052 | CIRCUIT ARRANGEMENT COMPRISING A MOS SENSOR, IN PARTICULAR TMOS SENSOR, AND A CORRESPONDING METHOD FOR OPERATING THE CIRCUIT ARRANGEMENT | Sep 18, 2023 | Pending |
Array
(
[id] => 19070664
[patent_doc_number] => 20240105090
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-03-28
[patent_title] => DIGITAL-TO-ANALOG CONVERSION CIRCUIT, DATA DRIVER, AND DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/470373
[patent_app_country] => US
[patent_app_date] => 2023-09-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 16948
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 302
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18470373
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/470373 | DIGITAL-TO-ANALOG CONVERSION CIRCUIT, DATA DRIVER, AND DISPLAY DEVICE | Sep 18, 2023 | Issued |
Array
(
[id] => 19553110
[patent_doc_number] => 12136828
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-11-05
[patent_title] => Method of fabricating an antenna having a substrate configured to facilitate through-metal energy transfer via near field magnetic coupling
[patent_app_type] => utility
[patent_app_number] => 18/469040
[patent_app_country] => US
[patent_app_date] => 2023-09-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 34
[patent_no_of_words] => 14282
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 194
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18469040
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/469040 | Method of fabricating an antenna having a substrate configured to facilitate through-metal energy transfer via near field magnetic coupling | Sep 17, 2023 | Issued |
Array
(
[id] => 18881844
[patent_doc_number] => 20240005213
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-01-04
[patent_title] => SYSTEM AND METHOD FOR OFF-CHIP DATA COMPRESSION AND DECOMPRESSION FOR MACHINE LEARNING NETWORKS
[patent_app_type] => utility
[patent_app_number] => 18/467157
[patent_app_country] => US
[patent_app_date] => 2023-09-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13807
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -20
[patent_words_short_claim] => 140
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18467157
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/467157 | SYSTEM AND METHOD FOR OFF-CHIP DATA COMPRESSION AND DECOMPRESSION FOR MACHINE LEARNING NETWORKS | Sep 13, 2023 | Pending |
Array
(
[id] => 18881844
[patent_doc_number] => 20240005213
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-01-04
[patent_title] => SYSTEM AND METHOD FOR OFF-CHIP DATA COMPRESSION AND DECOMPRESSION FOR MACHINE LEARNING NETWORKS
[patent_app_type] => utility
[patent_app_number] => 18/467157
[patent_app_country] => US
[patent_app_date] => 2023-09-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13807
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -20
[patent_words_short_claim] => 140
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18467157
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/467157 | SYSTEM AND METHOD FOR OFF-CHIP DATA COMPRESSION AND DECOMPRESSION FOR MACHINE LEARNING NETWORKS | Sep 13, 2023 | Pending |
Array
(
[id] => 19357391
[patent_doc_number] => 12057857
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-08-06
[patent_title] => Bootstrap circuit with boosted impedance
[patent_app_type] => utility
[patent_app_number] => 18/466046
[patent_app_country] => US
[patent_app_date] => 2023-09-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 10
[patent_no_of_words] => 8670
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 51
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18466046
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/466046 | Bootstrap circuit with boosted impedance | Sep 12, 2023 | Issued |