Jeff B. Vockrodt

Array ( [id] => 4336928 [patent_doc_number] => 06333266 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-12-25 [patent_title] => 'Manufacturing process for a semiconductor device' [patent_app_type] => 1 [patent_app_number] => 9/264567 [patent_app_country] => US [patent_app_date] => 1999-03-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 5 [patent_no_of_words] => 2958 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 117 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/333/06333266.pdf [firstpage_image] =>[orig_patent_app_number] => 264567 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1101548 [patent_doc_number] => 06815239 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-11-09 [patent_title] => 'Photolithographic methods for making liquid-crystal-on-silicon displays with alignment posts and optical interference layers' [patent_app_type] => B1 [patent_app_number] => 09/262000 [patent_app_country] => US [patent_app_date] => 1999-03-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 22 [patent_no_of_words] => 4450 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 203 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/815/06815239.pdf [firstpage_image] =>[orig_patent_app_number] => 09262000 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1485358 [patent_doc_number] => 06365507 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-04-02 [patent_title] => 'Method of forming integrated circuitry' [patent_app_type] => B1 [patent_app_number] => 09/260237 [patent_app_country] => US [patent_app_date] => 1999-03-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 11 [patent_no_of_words] => 4242 [patent_no_of_claims] => 51 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 77 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/365/06365507.pdf [firstpage_image] =>[orig_patent_app_number] => 09260237 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4309733 [patent_doc_number] => 06316283 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-11-13 [patent_title] => 'Batch manufacturing method for photovoltaic cells' [patent_app_type] => 1 [patent_app_number] => 9/258277 [patent_app_country] => US [patent_app_date] => 1999-02-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 10 [patent_no_of_words] => 4448 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 199 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/316/06316283.pdf [firstpage_image] =>[orig_patent_app_number] => 258277 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1561163 [patent_doc_number] => 06362078 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-03-26 [patent_title] => 'Dynamic threshold voltage device and methods for fabricating dynamic threshold voltage devices' [patent_app_type] => B1 [patent_app_number] => 09/259647 [patent_app_country] => US [patent_app_date] => 1999-02-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 25 [patent_no_of_words] => 3501 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 50 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/362/06362078.pdf [firstpage_image] =>[orig_patent_app_number] => 09259647 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4310767 [patent_doc_number] => 06316353 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-11-13 [patent_title] => 'Method of forming conductive connections' [patent_app_type] => 1 [patent_app_number] => 9/252427 [patent_app_country] => US [patent_app_date] => 1999-02-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 14 [patent_no_of_words] => 3285 [patent_no_of_claims] => 48 [patent_no_of_ind_claims] => 15 [patent_words_short_claim] => 122 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/316/06316353.pdf [firstpage_image] =>[orig_patent_app_number] => 252427 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4313257 [patent_doc_number] => 06242366 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-06-05 [patent_title] => 'Methods and apparatus for treating a semiconductor substrate' [patent_app_type] => 1 [patent_app_number] => 9/251157 [patent_app_country] => US [patent_app_date] => 1999-02-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 4236 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 17 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/242/06242366.pdf [firstpage_image] =>[orig_patent_app_number] => 251157 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1436564 [patent_doc_number] => 06355954 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-03-12 [patent_title] => 'Device with asymmetrical channel dopant profile' [patent_app_type] => B1 [patent_app_number] => 09/251616 [patent_app_country] => US [patent_app_date] => 1999-02-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 14 [patent_no_of_words] => 6280 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 128 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/355/06355954.pdf [firstpage_image] =>[orig_patent_app_number] => 09251616 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4266061 [patent_doc_number] => 06259149 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-07-10 [patent_title] => 'Fully isolated thin-film trench capacitor' [patent_app_type] => 1 [patent_app_number] => 9/243047 [patent_app_country] => US [patent_app_date] => 1999-02-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 4009 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 144 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/259/06259149.pdf [firstpage_image] =>[orig_patent_app_number] => 243047 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4408837 [patent_doc_number] => 06228728 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-05-08 [patent_title] => 'Method of fabricating semiconductor device' [patent_app_type] => 1 [patent_app_number] => 9/243480 [patent_app_country] => US [patent_app_date] => 1999-02-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 31 [patent_figures_cnt] => 60 [patent_no_of_words] => 17574 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 153 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/228/06228728.pdf [firstpage_image] =>[orig_patent_app_number] => 243480 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4274917 [patent_doc_number] => 06281045 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-08-28 [patent_title] => 'Semiconductor apparatus, manufacturing method thereof and electronic apparatus' [patent_app_type] => 1 [patent_app_number] => 9/235237 [patent_app_country] => US [patent_app_date] => 1999-01-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 14 [patent_no_of_words] => 2787 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 97 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/281/06281045.pdf [firstpage_image] =>[orig_patent_app_number] => 235237 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1494228 [patent_doc_number] => 06342418 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-01-29 [patent_title] => 'Semiconductor device and manufacturing method thereof' [patent_app_type] => B1 [patent_app_number] => 09/233210 [patent_app_country] => US [patent_app_date] => 1999-01-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 20 [patent_figures_cnt] => 26 [patent_no_of_words] => 7216 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 286 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/342/06342418.pdf [firstpage_image] =>[orig_patent_app_number] => 09233210 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4247278 [patent_doc_number] => 06221744 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-04-24 [patent_title] => 'Method for forming a gate' [patent_app_type] => 1 [patent_app_number] => 9/234618 [patent_app_country] => US [patent_app_date] => 1999-01-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 3 [patent_no_of_words] => 1366 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 129 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/221/06221744.pdf [firstpage_image] =>[orig_patent_app_number] => 234618 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4381474 [patent_doc_number] => 06277724 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-08-21 [patent_title] => 'Method for forming an array of sidewall-contacted antifuses having diffused bit lines' [patent_app_type] => 1 [patent_app_number] => 9/233370 [patent_app_country] => US [patent_app_date] => 1999-01-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 20 [patent_figures_cnt] => 50 [patent_no_of_words] => 4280 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 249 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/277/06277724.pdf [firstpage_image] =>[orig_patent_app_number] => 233370 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4291802 [patent_doc_number] => 06180447 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-01-30 [patent_title] => 'Methods for fabricating integrated circuit capacitors including barrier layers having grain boundary filling material' [patent_app_type] => 1 [patent_app_number] => 9/223540 [patent_app_country] => US [patent_app_date] => 1998-12-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 15 [patent_no_of_words] => 4680 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 79 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/180/06180447.pdf [firstpage_image] =>[orig_patent_app_number] => 223540 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6141803 [patent_doc_number] => 20020001925 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-01-03 [patent_title] => 'METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICE' [patent_app_type] => new [patent_app_number] => 09/218010 [patent_app_country] => US [patent_app_date] => 1998-12-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2823 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 71 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0001/20020001925.pdf [firstpage_image] =>[orig_patent_app_number] => 09218010 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4331489 [patent_doc_number] => 06329681 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-12-11 [patent_title] => 'Semiconductor integrated circuit device and method of manufacturing the same' [patent_app_type] => 1 [patent_app_number] => 9/215270 [patent_app_country] => US [patent_app_date] => 1998-12-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 48 [patent_figures_cnt] => 48 [patent_no_of_words] => 24974 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 121 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/329/06329681.pdf [firstpage_image] =>[orig_patent_app_number] => 215270 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1106083 [patent_doc_number] => 06812492 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-11-02 [patent_title] => 'Method of fabricating a thin film transistor' [patent_app_type] => B1 [patent_app_number] => 09/205970 [patent_app_country] => US [patent_app_date] => 1998-12-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 12 [patent_no_of_words] => 2400 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 136 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/812/06812492.pdf [firstpage_image] =>[orig_patent_app_number] => 09205970 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4408945 [patent_doc_number] => 06228738 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-05-08 [patent_title] => 'Methods of forming capacitors structures and DRAM cells' [patent_app_type] => 1 [patent_app_number] => 9/196973 [patent_app_country] => US [patent_app_date] => 1998-11-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 24 [patent_figures_cnt] => 24 [patent_no_of_words] => 4500 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 152 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/228/06228738.pdf [firstpage_image] =>[orig_patent_app_number] => 196973 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1559680 [patent_doc_number] => 06436756 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-08-20 [patent_title] => 'Semiconductor device and fabrication method thereof' [patent_app_type] => B1 [patent_app_number] => 09/187610 [patent_app_country] => US [patent_app_date] => 1998-11-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 12 [patent_no_of_words] => 2346 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 114 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/436/06436756.pdf [firstpage_image] =>[orig_patent_app_number] => 09187610 [rel_patent_id] =>[rel_patent_doc_number] =>)