
Jeffery Shawn Zweizig
Examiner (ID: 12123, Phone: (571)272-1758 , Office: P/2842 )
| Most Active Art Unit | 2816 |
| Art Unit(s) | 2849, 2816, 2842, 2504 |
| Total Applications | 2645 |
| Issued Applications | 2451 |
| Pending Applications | 87 |
| Abandoned Applications | 136 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 1487471
[patent_doc_number] => 06366162
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-04-02
[patent_title] => 'Multi-impedance input stage'
[patent_app_type] => B1
[patent_app_number] => 09/753145
[patent_app_country] => US
[patent_app_date] => 2001-01-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4310
[patent_no_of_claims] => 35
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 67
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/366/06366162.pdf
[firstpage_image] =>[orig_patent_app_number] => 09753145
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/753145 | Multi-impedance input stage | Jan 1, 2001 | Issued |
Array
(
[id] => 6368546
[patent_doc_number] => 20020118061
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-08-29
[patent_title] => 'METHOD OF CONTROLLING COMMON-MODE IN DIFFERENTIAL GM-C CIRCUITS'
[patent_app_type] => new
[patent_app_number] => 09/751435
[patent_app_country] => US
[patent_app_date] => 2000-12-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4214
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 46
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0118/20020118061.pdf
[firstpage_image] =>[orig_patent_app_number] => 09751435
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/751435 | Method of controlling common-mode in differential gm-C circuits | Dec 28, 2000 | Issued |
Array
(
[id] => 1481519
[patent_doc_number] => 06452438
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-09-17
[patent_title] => 'Triple well no body effect negative charge pump'
[patent_app_type] => B1
[patent_app_number] => 09/751695
[patent_app_country] => US
[patent_app_date] => 2000-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5777
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 68
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/452/06452438.pdf
[firstpage_image] =>[orig_patent_app_number] => 09751695
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/751695 | Triple well no body effect negative charge pump | Dec 27, 2000 | Issued |
Array
(
[id] => 1487453
[patent_doc_number] => 06366158
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-04-02
[patent_title] => 'Self initialization for charge pumps'
[patent_app_type] => B1
[patent_app_number] => 09/752247
[patent_app_country] => US
[patent_app_date] => 2000-12-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4603
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/366/06366158.pdf
[firstpage_image] =>[orig_patent_app_number] => 09752247
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/752247 | Self initialization for charge pumps | Dec 26, 2000 | Issued |
Array
(
[id] => 1448721
[patent_doc_number] => 06369642
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-04-09
[patent_title] => 'Output switch for charge pump reconfiguration'
[patent_app_type] => B1
[patent_app_number] => 09/748611
[patent_app_country] => US
[patent_app_date] => 2000-12-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4498
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 120
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/369/06369642.pdf
[firstpage_image] =>[orig_patent_app_number] => 09748611
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/748611 | Output switch for charge pump reconfiguration | Dec 25, 2000 | Issued |
Array
(
[id] => 6076795
[patent_doc_number] => 20020079953
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-06-27
[patent_title] => 'FOLDED PTAT CURRENT SOURCING'
[patent_app_type] => new
[patent_app_number] => 09/747121
[patent_app_country] => US
[patent_app_date] => 2000-12-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2308
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 143
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0079/20020079953.pdf
[firstpage_image] =>[orig_patent_app_number] => 09747121
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/747121 | Folded PTAT current sourcing | Dec 21, 2000 | Issued |
Array
(
[id] => 6511041
[patent_doc_number] => 20020135410
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-09-26
[patent_title] => 'Trans-admittance trans-impedance logic for integrated circuits'
[patent_app_type] => new
[patent_app_number] => 09/746989
[patent_app_country] => US
[patent_app_date] => 2000-12-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3180
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 14
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0135/20020135410.pdf
[firstpage_image] =>[orig_patent_app_number] => 09746989
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/746989 | Trans-admittance trans-impedance logic for integrated circuits | Dec 21, 2000 | Abandoned |
Array
(
[id] => 1562634
[patent_doc_number] => 06437636
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2002-08-20
[patent_title] => 'Low consumption voltage boost device'
[patent_app_type] => B2
[patent_app_number] => 09/747312
[patent_app_country] => US
[patent_app_date] => 2000-12-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 4487
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 121
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/437/06437636.pdf
[firstpage_image] =>[orig_patent_app_number] => 09747312
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/747312 | Low consumption voltage boost device | Dec 21, 2000 | Issued |
Array
(
[id] => 976385
[patent_doc_number] => 06933765
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-08-23
[patent_title] => 'Semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 10/149189
[patent_app_country] => US
[patent_app_date] => 2000-12-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 28
[patent_no_of_words] => 16693
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 169
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/933/06933765.pdf
[firstpage_image] =>[orig_patent_app_number] => 10149189
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/149189 | Semiconductor device | Dec 20, 2000 | Issued |
Array
(
[id] => 6124609
[patent_doc_number] => 20020075063
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-06-20
[patent_title] => 'Frequency adaptive negative voltage generator'
[patent_app_type] => new
[patent_app_number] => 09/740490
[patent_app_country] => US
[patent_app_date] => 2000-12-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 2116
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 33
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0075/20020075063.pdf
[firstpage_image] =>[orig_patent_app_number] => 09740490
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/740490 | Frequency adaptive negative voltage generator | Dec 17, 2000 | Abandoned |
Array
(
[id] => 1563750
[patent_doc_number] => 06362677
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-03-26
[patent_title] => 'Apparatus and methods for performing RMS-to-DC conversion utilizing clock dithering'
[patent_app_type] => B1
[patent_app_number] => 09/735331
[patent_app_country] => US
[patent_app_date] => 2000-12-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 10
[patent_no_of_words] => 3688
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 75
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/362/06362677.pdf
[firstpage_image] =>[orig_patent_app_number] => 09735331
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/735331 | Apparatus and methods for performing RMS-to-DC conversion utilizing clock dithering | Dec 11, 2000 | Issued |
Array
(
[id] => 1588670
[patent_doc_number] => 06359500
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-03-19
[patent_title] => 'Charge pump with efficient switching techniques'
[patent_app_type] => B1
[patent_app_number] => 09/735277
[patent_app_country] => US
[patent_app_date] => 2000-12-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 13
[patent_no_of_words] => 3205
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 144
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/359/06359500.pdf
[firstpage_image] =>[orig_patent_app_number] => 09735277
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/735277 | Charge pump with efficient switching techniques | Dec 10, 2000 | Issued |
Array
(
[id] => 4342850
[patent_doc_number] => 06333650
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-12-25
[patent_title] => 'Voltage sequencing circuit for powering-up sensitive electrical components'
[patent_app_type] => 1
[patent_app_number] => 9/729239
[patent_app_country] => US
[patent_app_date] => 2000-12-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2137
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 109
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/333/06333650.pdf
[firstpage_image] =>[orig_patent_app_number] => 729239
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/729239 | Voltage sequencing circuit for powering-up sensitive electrical components | Dec 4, 2000 | Issued |
Array
(
[id] => 1569215
[patent_doc_number] => 06377112
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-04-23
[patent_title] => 'Circuit and method for PMOS device N-well bias control'
[patent_app_type] => B1
[patent_app_number] => 09/729535
[patent_app_country] => US
[patent_app_date] => 2000-12-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 3636
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 101
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/377/06377112.pdf
[firstpage_image] =>[orig_patent_app_number] => 09729535
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/729535 | Circuit and method for PMOS device N-well bias control | Dec 4, 2000 | Issued |
Array
(
[id] => 1603442
[patent_doc_number] => 06433624
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-08-13
[patent_title] => 'Threshold voltage generation circuit'
[patent_app_type] => B1
[patent_app_number] => 09/727176
[patent_app_country] => US
[patent_app_date] => 2000-11-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 5
[patent_no_of_words] => 2673
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 66
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/433/06433624.pdf
[firstpage_image] =>[orig_patent_app_number] => 09727176
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/727176 | Threshold voltage generation circuit | Nov 29, 2000 | Issued |
Array
(
[id] => 1562644
[patent_doc_number] => 06437638
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-08-20
[patent_title] => 'Linear two quadrant voltage regulator'
[patent_app_type] => B1
[patent_app_number] => 09/724854
[patent_app_country] => US
[patent_app_date] => 2000-11-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 12
[patent_no_of_words] => 5699
[patent_no_of_claims] => 33
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 148
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/437/06437638.pdf
[firstpage_image] =>[orig_patent_app_number] => 09724854
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/724854 | Linear two quadrant voltage regulator | Nov 27, 2000 | Issued |
Array
(
[id] => 1498004
[patent_doc_number] => 06404270
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-06-11
[patent_title] => 'Switched well technique for biasing cross-coupled switches or drivers'
[patent_app_type] => B1
[patent_app_number] => 09/723494
[patent_app_country] => US
[patent_app_date] => 2000-11-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 12
[patent_no_of_words] => 3421
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 64
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/404/06404270.pdf
[firstpage_image] =>[orig_patent_app_number] => 09723494
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/723494 | Switched well technique for biasing cross-coupled switches or drivers | Nov 27, 2000 | Issued |
Array
(
[id] => 1522655
[patent_doc_number] => 06414543
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-07-02
[patent_title] => 'Rectifying charge storage element'
[patent_app_type] => B1
[patent_app_number] => 09/723897
[patent_app_country] => US
[patent_app_date] => 2000-11-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 8
[patent_no_of_words] => 2583
[patent_no_of_claims] => 70
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 64
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/414/06414543.pdf
[firstpage_image] =>[orig_patent_app_number] => 09723897
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/723897 | Rectifying charge storage element | Nov 27, 2000 | Issued |
Array
(
[id] => 1581044
[patent_doc_number] => 06448844
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-09-10
[patent_title] => 'CMOS constant current reference circuit'
[patent_app_type] => B1
[patent_app_number] => 09/722386
[patent_app_country] => US
[patent_app_date] => 2000-11-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 4
[patent_no_of_words] => 3355
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 133
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/448/06448844.pdf
[firstpage_image] =>[orig_patent_app_number] => 09722386
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/722386 | CMOS constant current reference circuit | Nov 27, 2000 | Issued |
Array
(
[id] => 1553854
[patent_doc_number] => 06400216
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-06-04
[patent_title] => 'Multi-driving apparatus by a multi-level detection and a method for controlling the same'
[patent_app_type] => B1
[patent_app_number] => 09/718402
[patent_app_country] => US
[patent_app_date] => 2000-11-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 31
[patent_no_of_words] => 4486
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 122
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/400/06400216.pdf
[firstpage_image] =>[orig_patent_app_number] => 09718402
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/718402 | Multi-driving apparatus by a multi-level detection and a method for controlling the same | Nov 23, 2000 | Issued |