Jeffery Shawn Zweizig

Array ( [id] => 1479199 [patent_doc_number] => 06344768 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-02-05 [patent_title] => 'Full-bridge DC-to-DC converter having an unipolar gate drive' [patent_app_type] => B1 [patent_app_number] => 09/636107 [patent_app_country] => US [patent_app_date] => 2000-08-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2460 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 104 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/344/06344768.pdf [firstpage_image] =>[orig_patent_app_number] => 09636107 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1553827 [patent_doc_number] => 06400208 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-06-04 [patent_title] => 'On-chip trim link sensing and latching circuit for fuse links' [patent_app_type] => B1 [patent_app_number] => 09/634790 [patent_app_country] => US [patent_app_date] => 2000-08-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 5 [patent_no_of_words] => 3217 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 127 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/400/06400208.pdf [firstpage_image] =>[orig_patent_app_number] => 09634790 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4280543 [patent_doc_number] => 06323704 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-11-27 [patent_title] => 'Multiple voltage compatible I/O buffer' [patent_app_type] => 1 [patent_app_number] => 9/633948 [patent_app_country] => US [patent_app_date] => 2000-08-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 5131 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 59 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/323/06323704.pdf [firstpage_image] =>[orig_patent_app_number] => 633948 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4334252 [patent_doc_number] => 06329870 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-12-11 [patent_title] => 'Reference voltage generating circuitry' [patent_app_type] => 1 [patent_app_number] => 9/634589 [patent_app_country] => US [patent_app_date] => 2000-08-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 13 [patent_no_of_words] => 5709 [patent_no_of_claims] => 31 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 145 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/329/06329870.pdf [firstpage_image] =>[orig_patent_app_number] => 634589 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1553811 [patent_doc_number] => 06400203 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-06-04 [patent_title] => 'Hot swap current limit circuits and methods' [patent_app_type] => B1 [patent_app_number] => 09/633542 [patent_app_country] => US [patent_app_date] => 2000-08-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 2 [patent_no_of_words] => 1702 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 20 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/400/06400203.pdf [firstpage_image] =>[orig_patent_app_number] => 09633542 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1522641 [patent_doc_number] => 06414536 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-07-02 [patent_title] => 'Electrically adjustable CMOS integrated voltage reference circuit' [patent_app_type] => B1 [patent_app_number] => 09/632407 [patent_app_country] => US [patent_app_date] => 2000-08-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 1 [patent_no_of_words] => 1920 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 195 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/414/06414536.pdf [firstpage_image] =>[orig_patent_app_number] => 09632407 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4353286 [patent_doc_number] => 06285221 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-09-04 [patent_title] => 'Impedance-matched, voltage-mode H-bridge write drivers' [patent_app_type] => 1 [patent_app_number] => 9/630494 [patent_app_country] => US [patent_app_date] => 2000-08-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 1 [patent_no_of_words] => 3784 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 129 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/285/06285221.pdf [firstpage_image] =>[orig_patent_app_number] => 630494 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1315830 [patent_doc_number] => 06614292 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-09-02 [patent_title] => 'Boosting circuit of semiconductor memory device' [patent_app_type] => B1 [patent_app_number] => 09/626831 [patent_app_country] => US [patent_app_date] => 2000-07-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 18 [patent_no_of_words] => 8607 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 119 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/614/06614292.pdf [firstpage_image] =>[orig_patent_app_number] => 09626831 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1462222 [patent_doc_number] => 06392468 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-05-21 [patent_title] => 'Electrically programmable fuse' [patent_app_type] => B1 [patent_app_number] => 09/621373 [patent_app_country] => US [patent_app_date] => 2000-07-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 8 [patent_no_of_words] => 2580 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 83 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/392/06392468.pdf [firstpage_image] =>[orig_patent_app_number] => 09621373 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4353540 [patent_doc_number] => 06285238 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-09-04 [patent_title] => 'Electrically programmable fuse' [patent_app_type] => 1 [patent_app_number] => 9/621374 [patent_app_country] => US [patent_app_date] => 2000-07-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 8 [patent_no_of_words] => 2591 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 81 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/285/06285238.pdf [firstpage_image] =>[orig_patent_app_number] => 621374 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4339329 [patent_doc_number] => 06313677 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-11-06 [patent_title] => 'Signal transmission circuit, CMOS semiconductor device, and circuit board' [patent_app_type] => 1 [patent_app_number] => 9/617288 [patent_app_country] => US [patent_app_date] => 2000-07-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 25 [patent_no_of_words] => 9766 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 146 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/313/06313677.pdf [firstpage_image] =>[orig_patent_app_number] => 617288 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7635868 [patent_doc_number] => 06380792 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-04-30 [patent_title] => 'Semiconductor integrated circuit' [patent_app_type] => B1 [patent_app_number] => 09/615707 [patent_app_country] => US [patent_app_date] => 2000-07-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 8 [patent_no_of_words] => 5164 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 6 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/380/06380792.pdf [firstpage_image] =>[orig_patent_app_number] => 09615707 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1462216 [patent_doc_number] => 06392467 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-05-21 [patent_title] => 'Semiconductor integrated circuit' [patent_app_type] => B1 [patent_app_number] => 09/612679 [patent_app_country] => US [patent_app_date] => 2000-07-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 30 [patent_no_of_words] => 6144 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 86 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/392/06392467.pdf [firstpage_image] =>[orig_patent_app_number] => 09612679 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4336930 [patent_doc_number] => 06320457 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-11-20 [patent_title] => 'High level voltage generator' [patent_app_type] => 1 [patent_app_number] => 9/603050 [patent_app_country] => US [patent_app_date] => 2000-06-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 3589 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 158 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/320/06320457.pdf [firstpage_image] =>[orig_patent_app_number] => 603050 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1591834 [patent_doc_number] => 06483374 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-11-19 [patent_title] => 'Semiconductor integrated circuit' [patent_app_type] => B1 [patent_app_number] => 09/582485 [patent_app_country] => US [patent_app_date] => 2000-06-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 25 [patent_figures_cnt] => 29 [patent_no_of_words] => 12811 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 84 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/483/06483374.pdf [firstpage_image] =>[orig_patent_app_number] => 09582485 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1479212 [patent_doc_number] => 06344772 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-02-05 [patent_title] => 'Apparatus and method for capacitance multiplication' [patent_app_type] => B1 [patent_app_number] => 09/587950 [patent_app_country] => US [patent_app_date] => 2000-06-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 3078 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 64 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/344/06344772.pdf [firstpage_image] =>[orig_patent_app_number] => 09587950 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1569220 [patent_doc_number] => 06377114 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-04-23 [patent_title] => 'Resistor independent current generator with moderately positive temperature coefficient and method' [patent_app_type] => B1 [patent_app_number] => 09/588418 [patent_app_country] => US [patent_app_date] => 2000-06-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 2930 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 77 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/377/06377114.pdf [firstpage_image] =>[orig_patent_app_number] => 09588418 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4336891 [patent_doc_number] => 06320454 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-11-20 [patent_title] => 'Low power voltage regulator circuit for use in an integrated circuit device' [patent_app_type] => 1 [patent_app_number] => 9/586664 [patent_app_country] => US [patent_app_date] => 2000-06-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 7 [patent_no_of_words] => 5537 [patent_no_of_claims] => 28 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 139 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/320/06320454.pdf [firstpage_image] =>[orig_patent_app_number] => 586664 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1437017 [patent_doc_number] => 06356144 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-03-12 [patent_title] => 'LSI core including voltage generation circuit and system LSI including the LSI core' [patent_app_type] => B1 [patent_app_number] => 09/580139 [patent_app_country] => US [patent_app_date] => 2000-05-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 6007 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 122 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/356/06356144.pdf [firstpage_image] =>[orig_patent_app_number] => 09580139 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1555007 [patent_doc_number] => 06348835 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-02-19 [patent_title] => 'Semiconductor device with constant current source circuit not influenced by noise' [patent_app_type] => B1 [patent_app_number] => 09/578500 [patent_app_country] => US [patent_app_date] => 2000-05-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 14 [patent_no_of_words] => 6531 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 175 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/348/06348835.pdf [firstpage_image] =>[orig_patent_app_number] => 09578500 [rel_patent_id] =>[rel_patent_doc_number] =>)